5秒后页面跳转
TPIC5302DR PDF预览

TPIC5302DR

更新时间: 2024-11-09 13:14:51
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
11页 173K
描述
1.4A, 60V, 0.35ohm, 3 CHANNEL, N-CHANNEL, Si, POWER, MOSFET, MS-012AC, PLASTIC, SOIC-16

TPIC5302DR 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:PLASTIC, SOIC-16针数:16
Reach Compliance Code:unknownECCN代码:EAR99
风险等级:5.82雪崩能效等级(Eas):10.5 mJ
外壳连接:ISOLATED配置:SEPARATE, 3 ELEMENTS WITH BUILT-IN DIODE
最小漏源击穿电压:60 V最大漏极电流 (ID):1.4 A
最大漏源导通电阻:0.35 ΩFET 技术:METAL-OXIDE SEMICONDUCTOR
最大反馈电容 (Crss):40 pFJEDEC-95代码:MS-012AC
JESD-30 代码:R-PDSO-G16元件数量:3
端子数量:16工作模式:ENHANCEMENT MODE
最高工作温度:150 °C封装主体材料:PLASTIC/EPOXY
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
极性/信道类型:N-CHANNEL功耗环境最大值:1.087 W
最大脉冲漏极电流 (IDM):7 A认证状态:Not Qualified
表面贴装:YES端子形式:GULL WING
端子位置:DUAL晶体管应用:SWITCHING
晶体管元件材料:SILICON最大关闭时间(toff):84 ns
最大开启时间(吨):56 nsBase Number Matches:1

TPIC5302DR 数据手册

 浏览型号TPIC5302DR的Datasheet PDF文件第2页浏览型号TPIC5302DR的Datasheet PDF文件第3页浏览型号TPIC5302DR的Datasheet PDF文件第4页浏览型号TPIC5302DR的Datasheet PDF文件第5页浏览型号TPIC5302DR的Datasheet PDF文件第6页浏览型号TPIC5302DR的Datasheet PDF文件第7页 
TPIC5302  
3-CHANNEL INDEPENDENT POWER DMOS ARRAY  
SLIS029B – APRIL 1994 – REVISED SEPTEMBER 1995  
Low r  
. . . 0.3 Typ  
DS(on)  
D PACKAGE  
(TOP VIEW)  
High-Voltage Outputs . . . 60 V  
Pulsed Current . . . 7 A Per Channel  
Fast Commutation Speed  
DRAIN1  
DRAIN1  
GATE1  
DRAIN2  
DRAIN2  
GATE2  
GND  
SOURCE1  
SOURCE1  
SOURCE2  
SOURCE2  
SOURCE3  
SOURCE3  
GATE3  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
description  
The TPIC5302 is a monolithic power DMOS array  
that consists of three electrically isolated  
independent N-channel enhancement-mode  
DMOS transistors. The TPIC5302 is offered in a  
standard 16-pin small-outline surface-mount (D)  
package.  
DRAIN3  
DRAIN3  
The TPIC5302 is characterized for operation over  
the case temperature range of 40°C to 125°C.  
schematic  
DRAIN1  
15, 16  
GATE2  
11  
DRAIN2  
12, 13  
GATE3  
8
DRAIN3  
9, 10  
Q1  
Q2  
Q3  
D1  
D2  
D3  
Z1  
Z2  
14  
Z3  
GATE1  
2, 3  
SOURCE1  
1
GND  
4, 5  
SOURCE2  
6, 7  
SOURCE3  
absolute maximum ratings over operating case temperature range (unless otherwise noted)  
Drain-to-source voltage, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 V  
DS  
Source-to-GND voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 V  
Drain-to-GND voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 V  
Gate-to-source voltage, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 V  
GS  
Continuous drain current, each output, all outputs on, T = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.4 A  
Continuous source-to-drain diode current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.4 A  
C
Pulsed drain current, each output, T = 25°C (see Note 1 and Figure 6) . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 A  
C
Single-pulse avalanche energy, E , T = 25°C (see Figure 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10.5 mJ  
AS  
C
Continuous total power dissipation at (or below) T = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1087 mW  
C
Operating virtual junction temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40°C to 150°C  
J
Operating case temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40°C to 125°C  
C
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C  
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: Pulse duration = 10 ms and duty cycle = 2%  
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与TPIC5302DR相关器件

型号 品牌 获取价格 描述 数据表
TPIC5303 TI

获取价格

3-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY
TPIC5303D TI

获取价格

3-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY
TPIC5303DR TI

获取价格

暂无描述
TPIC5322L TI

获取价格

3-CHANNEL INDEPENDENT LOGIC-LEVEL POWER DMOS ARRAY
TPIC5322LD TI

获取价格

3-CHANNEL INDEPENDENT LOGIC-LEVEL POWER DMOS ARRAY
TPIC5322LDR TI

获取价格

1A, 60V, 0.525ohm, 3 CHANNEL, N-CHANNEL, Si, POWER, MOSFET, MS-012AC, PLASTIC, SOIC-16
TPIC5323L TI

获取价格

3-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY
TPIC5323LD TI

获取价格

3-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY
TPIC5323LDR TI

获取价格

1A, 60V, 0.65ohm, 3 CHANNEL, N-CHANNEL, Si, POWER, MOSFET, MS-012AC, MS-012, 16 PIN
TPIC5401 TI

获取价格

H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY