5秒后页面跳转
捷配首页

Datasheet > 微控制器和处理器 > 串行 IO/通信控制器> TNETE100PMPGE
TNETE100PMPGE PDF预览

TNETE100PMPGE

更新时间： 2024-11-26 13:14:51
品牌 Logo 应用领域
德州仪器 - TI 控制器PC局域网局域网（LAN）标准以太网：16GBASE-T
页数 文件大小 规格书
26页 374K
描述
4 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, PQFP144, PLASTIC, QFP-144

阅读下载

中文翻译

获取价格

TNETE100PMPGE 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：QFP包装说明：PLASTIC, QFP-144
针数：144Reach Compliance Code：not_compliant
HTS代码：8542.31.00.01风险等级：5.85
Is Samacsys：N地址总线宽度：32
边界扫描：YES最大时钟频率：33 MHz
数据编码/解码方法：BIPH-LEVEL(MANCHESTER)最大数据传输速率：1.25 MBps
外部数据总线宽度：32JESD-30 代码：S-PQFP-G144
长度：20 mm低功率模式：YES
串行 I/O 数：4端子数量：144
封装主体材料：PLASTIC/EPOXY封装代码：LFQFP
封装等效代码：QFP144,.87SQ,20封装形状：SQUARE
封装形式：FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3/5,5 V认证状态：Not Qualified
座面最大高度：1.6 mm子类别：Serial IO/Communication Controllers
最大压摆率：60 mA最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
端子形式：GULL WING端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：20 mmuPs/uCs/外围集成电路类型：SERIAL IO/COMMUNICATION CONTROLLER, LAN
Base Number Matches：1

TNETE100PMPGE 数据手册

 浏览型号TNETE100PMPGE的Datasheet PDF文件第2页浏览型号TNETE100PMPGE的Datasheet PDF文件第3页浏览型号TNETE100PMPGE的Datasheet PDF文件第4页浏览型号TNETE100PMPGE的Datasheet PDF文件第5页浏览型号TNETE100PMPGE的Datasheet PDF文件第6页浏览型号TNETE100PMPGE的Datasheet PDF文件第7页 
ThunderLAN TNETE100  
PCI ETHERNET CONTROLLER  
SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN  
SPWS017B – APRIL 1995 – REVISED AUGUST 1996  
Single-Chip Ethernet Adapter for the  
Integrated 10 Base-T and 10 Base-5  
Attachment Unit Interface (AUI) Physical  
Layer Interface  
– Single-Chip IEEE 802.3 and Blue Book  
Ethernet-Compliant Solution  
– DSP-Based Digital Phase-Locked Loop  
(PLL)  
Peripheral Component Interconnect (PCI)  
Local Bus  
†
– 32-Bit PCI Glueless Host Interface  
– Compliant With PCI Local-Bus  
Specification (Revision 2.0)  
– 0-MHz to 33-MHz Operation  
– 3-V or 5-V Input/Output (I/O) Operation  
– Adaptive Performance Optimization  
(APO) by Texas Instruments (TI ) for  
Highest Available PCI Bandwidth  
– High-Performance Bus Master  
Architecture With Byte-Aligning Direct  
Memory Access (DMA) Controller for  
Low Host CPU and Bus Utilization  
– Plug-and-Play Compatible  
– Smart Squelch Allows for Transparent  
Link Testing  
– Transmission Waveshaping  
– Autopolarity (Reverse Polarity  
Correction)  
– External/Internal Loopback Including  
Twisted Pair and AUI  
– 10 Base-2 Supported via AUI Interface  
Media-Independent Interface (MII) for  
Connecting 100-Mbps External  
Transceivers  
– Compliant MII for IEEE 802.3u  
Transceivers  
Supports 32-Bit Data Streaming on PCI Bus  
– Time Division Multiplexed Static  
Random-Access Memory (SRAM)  
– 2-Gbps Internal Bandwidth  
– Supports 100 Base-Tx, 100 Base-T4, and  
100 Base-Fx  
– Super Set Supports IEEE 802.12  
Transceivers  
– Supports Ethernet and Token-Ring  
Framing Formats for 100VG-AnyLAN  
– Link-Pulse Detection for Determining  
Wire Rate  
Driver Compatible With All Previous  
ThunderLAN Components  
Switched-Ethernet Compatible  
Full-Duplex Compatible  
– Independent Transmit and Receive  
Channels  
– Two Transmit Channels for Demand  
Priority  
Low-Power CMOS Technology  
– Green PC Compatible  
– Microsoft Advanced Power  
Management  
Supports Multiple Protocols With a Single  
Driver Suite  
– Optimized Shared Interrupts  
No On-Board Memory Required  
Auto-Negotiation (N-Way) Compatible  
Multimedia-Ready Architecture  
EEPROM Interface Supports Jumperless  
Design and Autoconfiguration  
Hardware Statistics Registers for  
Management Information Base (MIB)  
DMTF (Desktop Management Task Force)  
Compatible  
‡
IEEE Standard 1149.1 Test-Access Port  
144-Pin Quad Flat Package (PCE Suffix)  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
†The PCI Local-Bus Specification, Revision 2.0 should be used as a reference with this document.  
‡IEEE Standard 1149.1–1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture.  
AnyLAN is a trademark of the Hewlett-Packard Company.  
ThunderLAN, Adaptive Performance Optimization, and TI are trademarks of Texas Instruments Incorporated.  
Ethernet is a trademark of Xerox Corporation.  
Microsoft is a registered trademark of Microsoft Corp.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443  
1234567...26

中文翻译

下载PDF

与TNETE100PMPGE相关器件

型号 品牌 获取价格 描述 数据表
TNETE110 TI

获取价格

 		PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
TNETE110A TI

获取价格

 		PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
TNETE110APCM TI

获取价格

 		PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
TNETE110APGE TI

获取价格

 		PCI Ethernet Controller and Physical Layer Device 144-LQFP 0 to 0
TNETE110PCE TI

获取价格

 		暂无描述
TNETE110PM TI

获取价格

 		PCI ETHERNETE CONTROLLER SINGLE-CHIP 10 BASE-T
TNETE110PMPCM TI

获取价格

 		2 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, PQFP144, PLASTIC, TQFP-144
TNETE110PMPGE TI

获取价格

 		2 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, PQFP144, PLASTIC, QFP-144
TNETE2004 TI

获取价格

 		MDIO-MANAGED QuadPHY FOUR 10BASE-T PHYSICAL-LAYER INTERFACES
TNETE2004PAC TI

获取价格

 		MDIO-MANAGED QuadPHY FOUR 10BASE-T PHYSICAL-LAYER INTERFACES

与TNETE100PMPGE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证