TNETE2101
10BASE-T/100BASE-TX/100BASE-FX
LOW-POWER PHYSICAL-LAYER INTERFACE
SPWS032D – JANUARY 1997 – REVISED MARCH 1999
Integrated, Single-Chip, Ethernet
Physical-Layer (PHY) Interface for
Full-Duplex or Half-Duplex Connection to
10BASE-T, 100BASE-TX, and 100BASE-FX
Networks
10BASE-T
– Fully Compliant With IEEE Std 802.3
– Smart Squelch for Improved Noise
Immunity
– Integrated Transmit Wave Shaping
– Autopolarity (Reverse-Polarity
Correction)
Low-Power 3.3-V CMOS Design With
Power-Down Capability for CardBus and
Other Applications Requiring Low Power
– Transmit Jabber Detection
100BASE-TX
Integrated Transmit Filtering and Receive
Equalization Provide for Minimal External
Component Count to Reduce System Cost
– Fully Compliant With ANSI Twisted-Pair
Physical-Media-Dependent (TP-PMD)
Standard and IEEE Std 802.3
– Synthesized Rise-Time Control
– Integrated Receiver With Adaptive Line
Equalization (EQ) and Baseline Wander
(BLW) Correction (DC Restoration)
10BASE-T/100BASE-TX Connection
Supported With Magnetics Package and
RJ-45 Connector
Electrostatic Discharge (ESD) Human Body
Model (HBM) Protection 1.5 kV Per JEDEC
JESD 22-A114-A
IEEE Std 802.3-Compliant
Media-Independent Interface (MII) That
Includes Management Interface
Digital Signal Processor (DSP)-Based
Digital Phase-Locked Loop (PLL)
Technology Allows Data Recovery at
10 Mbit/s and 100 Mbit/s, Requiring One
20-MHz Clock Reference Source
IEEE Std 802.3-Compliant Autonegotiation
(N-Way) With Next-Page Support
IEEE Std 1149.1 (JTAG) Test Access Port
(TAP)
Packaged in 100-Terminal Plastic Quad
Flatpack
100BASE-TX
Physical Coding Sublayer
(PCS) and
Physical Medium Attachment
(PMA)
MII Data
and
Control
Interface
10/100 PMD
– BLW Correct
– Adaptive EQ
– MLT-3
Magnetics
RJ-45
10BASE-T
10/100 MAC
MII
PCS and PMA
MII
PLL Clock
Generation
and Recovery
Autonegotiation
With Next-Page
Support
Management
Registers
JTAG
Figure 1. 10BASE-T/100BASE-TX PHY
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TI is a trademark of Texas Instruments Incorporated.
Ethernet is a registered trademark of Xerox Corporation.
Copyright 1999, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265