5秒后页面跳转
SY10E241JZTR PDF预览

SY10E241JZTR

更新时间: 2024-02-17 00:48:25
品牌 Logo 应用领域
麦瑞 - MICREL 移位寄存器触发器逻辑集成电路
页数 文件大小 规格书
4页 62K
描述
8-BIT SCANNABLE REGISTER

SY10E241JZTR 技术参数

生命周期:Active包装说明:QCCJ,
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.71计数方向:RIGHT
系列:10EJESD-30 代码:S-PQCC-J28
JESD-609代码:e3长度:11.48 mm
逻辑集成电路类型:PARALLEL IN PARALLEL OUT位数:8
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:SQUARE
封装形式:CHIP CARRIER传播延迟(tpd):0.975 ns
认证状态:Not Qualified座面最大高度:4.57 mm
表面贴装:YES技术:ECL
温度等级:COMMERCIAL EXTENDED端子面层:MATTE TIN
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD触发器类型:POSITIVE EDGE
宽度:11.48 mm最小 fmax:700 MHz
Base Number Matches:1

SY10E241JZTR 数据手册

 浏览型号SY10E241JZTR的Datasheet PDF文件第2页浏览型号SY10E241JZTR的Datasheet PDF文件第3页浏览型号SY10E241JZTR的Datasheet PDF文件第4页 
8-BIT SCANNABLE  
REGISTER  
SY10E241  
SY100E241  
FEATURES  
DESCRIPTION  
1000ps max. CLK to output  
The SY10/100E241 are 8-bit shiftable registers designed  
for use in new, high-performance ECL systems. Unlike the  
E141, the E241 features internal data feedback organized  
such that the SHIFT control overrides the HOLD, /LOAD  
control. Thus, the normal operations of HOLD and LOAD  
can be toggled with a single control line without the need for  
external gating. This configuration also enables switching  
to scan mode with the single SHIFT control line.  
Extended 100E VEE range of –4.2V to –5.5V  
SHIFT overrides HOLD, /LOAD control  
Asynchronous Master Reset  
Pin-compatible with E141  
Fully compatible with industry standard 10KH,  
100K ECL levels  
The eight inputs D0–D7 accept parallel input data, while  
S-IN accepts serial input data when in shift mode. Data is  
accepted a set-up time before the rising edge of CLK.  
Shifting is also accomplished on the rising clock edge. A  
HIGH on the Master Reset pin (MR) asychronously resets  
all the registers to zero.  
Internal 75Kinput pulldown resistors  
Fully compatible with Motorola MC10E/100E241  
Available in 28-pin PLCC package  
PIN NAMES  
BLOCK DIAGRAM  
Pin  
D0–D7  
S-IN  
Function  
Parallel Data Inputs  
Serial Data Input  
SHIFT Control  
HOLD, /LOAD Control  
Clock  
S-IN  
D
D
Q
R
Q
0
D0  
SEL0  
SEL1  
CLK  
Q
R
Q
1
Q6  
MR  
Master Reset  
Q0–Q7  
VCCO  
Data Outputs  
D1 D6  
VCC to Output  
BITS 1-6  
Q
R
Q7  
D
D7  
SEL1 (HOLD/LOAD)  
SEL  
0
(SHIFT)  
CLK  
MR  
Rev.: F  
Amendment: /0  
M9999-032206  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: December 2005  

SY10E241JZTR 替代型号

型号 品牌 替代类型 描述 数据表
SY100E141JY MICREL

功能相似

8-BIT SHIFT REGISTER
SY100E241JZ MICREL

功能相似

8-BIT SCANNABLE REGISTER
SY100E141JC MICREL

功能相似

8-BIT SHIFT REGISTER

与SY10E241JZTR相关器件

型号 品牌 获取价格 描述 数据表
SY10E256 MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E256_06 MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E256JC MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E256JCTR MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E256JZ MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E256JZTR MICREL

获取价格

3-BIT 4:1 MUX-LATCH
SY10E256JZ-TR MICROCHIP

获取价格

10E SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PQCC28
SY10E336 MICREL

获取价格

3-BIT REGISTERED BUS TRANSCEIVER
SY10E336_06 MICREL

获取价格

3-BIT REGISTERED BUS TRANSCEIVER
SY10E336JC MICREL

获取价格

3-BIT REGISTERED BUS TRANSCEIVER