5秒后页面跳转
SY10E196JZ-TR PDF预览

SY10E196JZ-TR

更新时间: 2024-09-13 20:06:27
品牌 Logo 应用领域
美国微芯 - MICROCHIP 输出元件逻辑集成电路延迟线
页数 文件大小 规格书
10页 79K
描述
SILICON DELAY LINE, COMPLEMENTARY OUTPUT, PQCC28

SY10E196JZ-TR 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:QCCJ,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.72
系列:10EJESD-30 代码:S-PQCC-J28
JESD-609代码:e3长度:11.48 mm
逻辑集成电路类型:SILICON DELAY LINE湿度敏感等级:2
功能数量:1抽头/阶步数:127
端子数量:28最高工作温度:70 °C
最低工作温度:输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):260可编程延迟线:YES
认证状态:Not Qualified座面最大高度:4.57 mm
表面贴装:YES技术:ECL
温度等级:COMMERCIAL端子面层:MATTE TIN
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
总延迟标称(td):3.63 ns宽度:11.48 mm
Base Number Matches:1

SY10E196JZ-TR 数据手册

 浏览型号SY10E196JZ-TR的Datasheet PDF文件第2页浏览型号SY10E196JZ-TR的Datasheet PDF文件第3页浏览型号SY10E196JZ-TR的Datasheet PDF文件第4页浏览型号SY10E196JZ-TR的Datasheet PDF文件第5页浏览型号SY10E196JZ-TR的Datasheet PDF文件第6页浏览型号SY10E196JZ-TR的Datasheet PDF文件第7页 
®
Precision Edge
PROGRAMMABLE DELAY  
CHIP WITH ANALOG INPUT  
SY10E196  
SY100E196  
DESCRIPTION  
FEATURES  
Up to 2ns delay range  
The SY10/100E196 are programmable delay chips  
(PDCs) designed primarily for very accurate differential  
ECL input edge placement applications.  
Extended 100E VEE range of –4.2V to –5.5V  
20ps digital step resolution  
Linear input for tighter resolution  
>1GHz bandwidth  
The delay section consists of a chain of gates and a  
linear ramp delay adjustment organized as shown in the  
logic diagram. The first two delay elements feature gates  
that have been modified to have delays 1.25 and 1.5  
times the basic gate delay of approximately 80ps. These  
two elements provide the E196 with a digitally-selectable  
resolution of approximately 20ps. The required device  
delay is selected by the seven address inputs D[0:6],  
which are latched on-chip by a high signal on the latch  
enable (LEN) control. If the LEN signal is either LOW or  
left floating, then the latch is transparent.  
On-chip cascade circuitry  
75Kkinput pulldown resistor  
Fully compatible with Motorola MC10E/100E196  
Available in 28-pin PLCC package  
The FTUNE input takes an analog coltage and applies  
it to an internal linear ramp for reducing the 20s resolution  
still further. The FTUNE input is what differentiates the  
E196 from the E195.  
An eighth latched input, D7, is provided for cascading  
multiple PDCs for increased programmable range. The  
cascade logic allows full control of multiple PDCs, at the  
expense of only a single added line to the data bus for  
each additional PDC, without the need for any external  
gating.  
PIN NAMES  
Pin  
Function  
Signal Input  
IN/IN  
EN  
Input Enable  
D[0:7]  
Mux Select Inputs  
Signal Output  
Q/Q  
LEN  
Latch Enable  
SET MIN  
SET MAX  
CASCADE  
FTUNE  
VCCO  
Minimum Delay Set  
Maximum Delay Set  
Cascade Signal  
Linear Voltage Input  
VCC to Output  
Rev.: H  
Amendment:/0  
M9999-032006  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY10E196JZ-TR相关器件

型号 品牌 获取价格 描述 数据表
SY10E212 MICREL

获取价格

3-BIT SCANNABLE REGISTER
SY10E212_06 MICREL

获取价格

3-BIT SCANNABLE REGISTER
SY10E212JC MICREL

获取价格

3-BIT SCANNABLE REGISTER
SY10E212JC MICROCHIP

获取价格

D Flip-Flop, 10E Series, 1-Func, Positive Edge Triggered, 3-Bit, Complementary Output, ECL
SY10E212JCTR MICREL

获取价格

3-BIT SCANNABLE REGISTER
SY10E212JCTR MICROCHIP

获取价格

D Flip-Flop, 10E Series, 1-Func, Positive Edge Triggered, 3-Bit, Complementary Output, ECL
SY10E212JZ MICREL

获取价格

3-BIT SCANNABLE REGISTER
SY10E212JZ MICROCHIP

获取价格

D Flip-Flop, 10E Series, 1-Func, Positive Edge Triggered, 3-Bit, Complementary Output, ECL
SY10E212JZTR MICREL

获取价格

3-BIT SCANNABLE REGISTER
SY10E212JZTR MICROCHIP

获取价格

10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28, LEAD FREE,