TRIPLE D
FLIP-FLOP
SY100S331
FEATURES
DESCRIPTION
The SY100S331 offers three D-type, edge-triggered
master/slave flip-flops with true and complement outputs,
designed for use in high-performance ECL systems. Each
flip-flop is controlled by a common clock (CPc), as well as
its own clock pulse (CPn). The resultant clock signal
controlling the flip-flop is the logical OR operation of these
two clock signals. Data enters the master when both CPc
and CPn are LOW and enters the slave on the rising edge
of either CPc or CPn (or both).
■ Max. toggle frequency of 800MHz
■ Differential outputs
■ IEE min. of –80mA
■ Industry standard 100K ECL levels
■ Extended supply voltage option:
VEE = –4.2V to –5.5V
■ Voltage and temperature compensation for improved
noise immunity
Additional control signals include Master Set (MS) and
Master Reset (MR) inputs. Each flip-flop also has its own
Direct Set (SDn) and Direct Clear (CDn) signals. The MR,
MS, SDn and DCn signals override the clock signals. The
inputs on this device have 75KΩ pull-down resistors.
■ Internal 75KΩ input pull-down resistors
■ 150% faster than Fairchild
■ 40% lower power than Fairchild
■ Function and pinout compatible with Fairchild F100K
■ Available in 24-pin CERPACK and 28-pin PLCC
packages
PIN CONFIGURATIONS
BLOCK DIAGRAM
11 10 9
8 7 6 5
MS
12
13
14
15
16
17
18
4
3
Q
Q
1
1
CPC
CD
CP
2
VEE
2
V
V
V
CCA
CD
SD
CD
SD
CD
SD
Top View
PLCC
J28-1
C
VEES
1
CC
Q
Q
2
2
CP
D
CP
2
2
2
1
MR
28
27
26
CC
SD
1
1
Q
Q
2
2
D
D
SD
CD
19 20 21 22 23 24 25
Q
Q
1
1
CP
D
CP
1
1
1
0
D
24 23 22 21 20 19
18
CP
1
1
1
2
3
4
5
6
SD
CD
CP
0
SD
CD
CD
17
16
15
14
13
0
Top View
Flatpack
F24-1
SD
2
2
0
Q
Q
0
0
CP
D
CD
D
0
CP
0
0
0
CP2
Q
Q
0
0
D
D
2
SD
7
8
9 10 11 12
MS MR
Rev.: G
Amendment:/0
Issue Date: July, 1999
1