5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> SY100S336AJCTR
SY100S336AJCTR PDF预览

SY100S336AJCTR

更新时间： 2024-11-10 22:05:35
品牌 Logo 应用领域
麦瑞 - MICREL 移位寄存器计数器触发器逻辑集成电路
页数 文件大小 规格书
9页 152K
描述
ENHANCED 4-STAGE COUNTER/SHIFT REGISTER

阅读下载

中文翻译

获取价格

SY100S336AJCTR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：PLASTIC, LCC-28Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.74
其他特性：CAN BE USED AS 4-BIT BIDIRECTIONAL SHIFT REGISTER计数方向：BIDIRECTIONAL
系列：100SJESD-30 代码：S-PQCC-J28
JESD-609代码：e0负载/预设输入：YES
逻辑集成电路类型：BINARY COUNTER工作模式：SYNCHRONOUS
位数：4功能数量：1
端子数量：28最高工作温度：85 °C
最低工作温度：输出特性：OPEN-EMITTER
封装主体材料：PLASTIC/EPOXY封装代码：QCCJ
封装等效代码：LDCC28,.5SQ封装形状：SQUARE
封装形式：CHIP CARRIER电源：-4.5 V
最大电源电流（ICC）：170 mA传播延迟（tpd）：1.1 ns
认证状态：Not Qualified子类别：Counters
表面贴装：YES技术：ECL
温度等级：OTHER端子面层：Tin/Lead (Sn/Pb)
端子形式：J BEND端子节距：1.27 mm
端子位置：QUAD触发器类型：POSITIVE EDGE
最小 fmax：700 MHzBase Number Matches：1

SY100S336AJCTR 数据手册

 浏览型号SY100S336AJCTR的Datasheet PDF文件第2页浏览型号SY100S336AJCTR的Datasheet PDF文件第3页浏览型号SY100S336AJCTR的Datasheet PDF文件第4页浏览型号SY100S336AJCTR的Datasheet PDF文件第5页浏览型号SY100S336AJCTR的Datasheet PDF文件第6页浏览型号SY100S336AJCTR的Datasheet PDF文件第7页 
ENHANCED 4-STAGE  
COUNTER/SHIFT REGISTER  
SY100S336A  
FEATURES  
DESCRIPTION  
ꢀ Max. shift frequency of 700MHz  
ꢀ Clock to Q delay max. of 1100ps  
ꢀ Sn to TC speed improved by 50%  
ꢀ Sn set-up and hold time reduced by more than 50%  
ꢀ IEE min. of –170mA  
The SY100S336A is functionally the same as the  
SY100S336, but has Sn to TC speed and Sn set-up and  
hold times significantly improved, allowing for higher clock  
frequency when used as a cascaded multi-stage counter.  
The SY100S336A functions either as a modulo-16 up/  
down counter or as a 4-bit bidirectional shift register and is  
designed for use in high-performance ECL systems. Three  
Select inputs (Sn) are provided for determining the mode of  
operation. The Function Table lists the available modes of  
operation. In order to allow cascading for multistage  
counters, two Count Enable controls (CEP, CET) are  
ꢀ Industry standard 100K ECL levels  
ꢀ Internal 75KΩ input pull-down resistors  
ꢀ Extended supply voltage option:  
VEE = –4.2V to –5.5V  
ꢀ Voltage and temperature compensation for improved provided. The CET input also functions as the Serial Data  
noise immunity  
input (S0) for a shift-up operation, while the D3 input serves  
as the Serial Data input for the shift-down operation.  
When the device is in the counting mode, the Terminal  
Count (TC) goes to a logical LOW when the count reaches  
15 for count-up or reaches 0 for count-down. When in the  
shift mode, the TC output simply repeats the Q3 output.  
The flexiblity provided by the TC/Q3 output and the D0/  
CET input allows these signals to be interconnected from  
one stage to the next higher stage for multistage counting  
or shift-up operations. The individual Presets (Pn) allow  
initialization of the counter by entering data in parallel to  
preset the counter. A logic HIGH on the Master Reset (MR)  
overrides all other inputs and asynchronously clears the  
flip-flops. An additional synchronous Clear is provided, as  
well as a complement function which synchronously inverts  
the contents of the flip-flops. All inputs have 75KΩ pull-  
down resistors.  
ꢀ 50% faster than Fairchild 300K at lower power  
ꢀ Function and pinout compatible with Fairchild F100K  
ꢀ Available in 24-pin CERPACK and 28-pin PLCC  
packages  
PIN CONFIGURATIONS  
11 10 9  
8 7 6 5  
P
0
12  
13  
14  
15  
16  
17  
18  
4
3
Q
Q
2
2
CP  
VEE  
2
V
V
V
CCA  
Top View  
PLCC  
J28-1  
V
EES  
1
CC  
MR  
28  
27  
26  
CC  
PIN NAMES  
S
0
1
Q
Q
1
1
S
19 20 21 22 23 24 25  
Pin  
Function  
Clock Pulse Input  
CP  
CEP  
Count Enable Parallel Input (Active LOW)  
D0/CET  
Serial Data Input/Count Enable Trickle  
Input (Active LOW)  
24 23 22 21 20 19  
18  
1
2
3
4
5
6
S2  
CEP  
D0/CET  
TC  
P1  
P2  
P3  
D3  
Q3  
Q3  
17  
16  
15  
14  
13  
S0 — S2  
MR  
Select Inputs  
Top View  
Flatpack  
F24-1  
Master Reset Input  
VEE Substrate  
VEES  
Q0  
VCCA  
VCCO for ECL Outputs  
Preset Inputs  
Q0  
7
8 9 10 11 12  
P0 – P3  
D3  
Serial Data Input  
Terminal Count Output  
Data Outputs  
TC  
Q0 — Q3  
Q0 — Q3  
Complementary Data Outputs  
Rev.: G  
Amendment:/0  
Issue Date: July, 1999  
1
1234567...9

中文翻译

下载PDF

与SY100S336AJCTR相关器件

型号 品牌 获取价格 描述 数据表
SY100S336AJZ MICREL

获取价格

 		ENHANCED 4-STAGE COUNTER/SHIFT REGISTER
SY100S336AJZTR MICREL

获取价格

 		ENHANCED 4-STAGE COUNTER/SHIFT REGISTER
SY100S336DC ETC

获取价格

 		Counter/Shift Register
SY100S336FC MICREL

获取价格

 		4-STAGE COUNTER/ SHIFT REGISTER
SY100S336FCTR MICREL

获取价格

 		4-STAGE COUNTER/SHIFT REGISTER
SY100S336JC MICREL

获取价格

 		4-STAGE COUNTER/ SHIFT REGISTER
SY100S336JCTR MICREL

获取价格

 		4-STAGE COUNTER/ SHIFT REGISTER
SY100S336JZ MICREL

获取价格

 		4-STAGE COUNTER/SHIFT REGISTER
SY100S336JZTR MICREL

获取价格

 		4-STAGE COUNTER/SHIFT REGISTER
SY100S341 MICREL

获取价格

 		8-BIT SHIFT REGISTER

与SY100S336AJCTR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证