5秒后页面跳转
SN74LVTH182514DGGR PDF预览

SN74LVTH182514DGGR

更新时间: 2024-09-10 20:07:03
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
34页 548K
描述
LVT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PDSO64, PLASTIC, TSSOP-64

SN74LVTH182514DGGR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP64,.32,20
针数:64Reach Compliance Code:not_compliant
风险等级:5.92其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:LVTJESD-30 代码:R-PDSO-G64
长度:17 mm逻辑集成电路类型:BOUNDARY SCAN REG BUS TRANSCEIVER
最大I(ol):0.064 A位数:20
功能数量:1端口数量:2
端子数量:64最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP64,.32,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:5.9 ns传播延迟(tpd):17 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:6.1 mmBase Number Matches:1

SN74LVTH182514DGGR 数据手册

 浏览型号SN74LVTH182514DGGR的Datasheet PDF文件第2页浏览型号SN74LVTH182514DGGR的Datasheet PDF文件第3页浏览型号SN74LVTH182514DGGR的Datasheet PDF文件第4页浏览型号SN74LVTH182514DGGR的Datasheet PDF文件第5页浏览型号SN74LVTH182514DGGR的Datasheet PDF文件第6页浏览型号SN74LVTH182514DGGR的Datasheet PDF文件第7页 
SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514  
3.3-V ABT SCAN TEST DEVICES  
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS  
SCBS670C – AUGUST 1996 – REVISED MARCH 1998  
SN54LVTH18514, SN54LVTH182514 . . . HKC PACKAGE  
SN74LVTH18514, SN74LVTH182514 . . . DGG PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments (TI )  
SCOPE Family of Testability Products  
Members of the TI Widebus Family  
LEBA  
OEBA  
A1  
CLKBA  
CLKENBA  
B1  
State-of-the-Art 3.3-V ABT Design Supports  
Mixed-Mode Signal Operation (5-V Input  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
2
and Output Voltages With 3.3-V V  
)
3
CC  
A2  
B2  
4
Support Unregulated Battery Operation  
Down to 2.7 V  
A3  
GND  
A4  
B3  
GND  
B4  
5
6
UBT (Universal Bus Transceiver)  
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, or Clocked Mode  
7
A5  
A6  
B5  
B6  
8
9
V
V
10  
11  
CC  
CC  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
A7  
B7  
A8 12  
A9 13  
53 B8  
52 B9  
B-Port Outputs of LVTH182514 Devices  
Have Equivalent 25-Series Resistors, So  
No External Resistors Are Required  
GND 14  
A10 15  
A11 16  
A12 17  
51 GND  
50 B10  
49 B11  
48 B12  
Compatible With the IEEE Std 1149.1-1990  
(JTAG) Test Access Port and  
Boundary-Scan Architecture  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
A13  
GND  
A14  
B13  
GND  
B14  
B15  
B16  
SCOPE Instruction Set  
– IEEE Std 1149.1-1990 Required  
Instructions and Optional CLAMP and  
HIGHZ  
– Parallel-Signature Analysis at Inputs  
– Pseudo-Random Pattern Generation  
From Outputs  
– Sample Inputs/Toggle Outputs  
– Binary Count From Outputs  
– Device Identification  
A15  
A16  
V
V
CC  
CC  
A17  
A18  
A19  
B17  
B18  
B19  
GND  
A20  
GND  
B20  
CLKENAB  
CLKAB  
TDO  
OEAB  
LEAB  
TDI  
– Even-Parity Opcodes  
Package Options Include 64-Pin Plastic  
Thin Shrink Small-Outline (DGG) and 64-Pin  
Ceramic Dual Flat (HKC) Packages Using  
0.5-mm Center-to-Center Spacings  
TMS  
TCK  
description  
The ’LVTH18514 and ’LVTH182514 scan test devices with 20-bit universal bus transceivers are members of  
the TI SCOPE testability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990  
boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is  
accomplished via the 4-wire test access port (TAP) interface.  
Additionally, these devices are designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
SCOPE, Widebus, UBT, and TI are trademarks of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVTH182514DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH182640DGGR TI

获取价格

LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, PDSO56
SN74LVTH182646A TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN74LVTH182646APM TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN74LVTH182652A TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN74LVTH182652APM TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN74LVTH18502A TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18502A-EP TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18502APM TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18502APMG4 TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18502APMR TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS