5秒后页面跳转
SN74LVTH18502A PDF预览

SN74LVTH18502A

更新时间: 2024-09-09 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 总线收发器测试
页数 文件大小 规格书
38页 610K
描述
3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SN74LVTH18502A 数据手册

 浏览型号SN74LVTH18502A的Datasheet PDF文件第2页浏览型号SN74LVTH18502A的Datasheet PDF文件第3页浏览型号SN74LVTH18502A的Datasheet PDF文件第4页浏览型号SN74LVTH18502A的Datasheet PDF文件第5页浏览型号SN74LVTH18502A的Datasheet PDF文件第6页浏览型号SN74LVTH18502A的Datasheet PDF文件第7页 
ꢄꢅ  
ꢏ ꢐꢏ ꢑꢅ ꢌꢒꢆ ꢀꢓ ꢌꢁ ꢆ ꢔꢀꢆ ꢕ ꢔꢅ ꢖ ꢓꢔ ꢀ  
SCBS668C − JULY 1996 − REVISED JUNE 2004  
D
D
D
Members of the Texas Instruments  
SCOPE Family of Testability Products  
Members of the Texas Instruments  
WidebusFamily  
State-of-the-Art 3.3-V ABT Design Supports  
Mixed-Mode Signal Operation (5-V Input  
D
Compatible With the IEEE Standard  
1149.1-1990 (JTAG) Test Access Port and  
Boundary-Scan Architecture  
D
SCOPE Instruction Set  
− IEEE Standard 1149.1-1990 Required  
Instructions and Optional CLAMP and  
HIGHZ  
and Output Voltages With 3.3-V V  
)
CC  
− Parallel-Signature Analysis at Inputs  
− Pseudorandom Pattern Generation From  
Outputs  
− Sample Inputs/Toggle Outputs  
− Binary Count From Outputs  
− Device Identification  
D
D
Support Unregulated Battery Operation  
Down to 2.7 V  
UBT (Universal Bus Transceiver)  
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, or Clocked Mode  
− Even-Parity Opcodes  
D
D
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup Resistors  
D
Packaged in 64-Pin Plastic Thin Quad Flat  
(PM) Packages Using 0.5-mm  
Center-to-Center Spacings and 68-Pin  
Ceramic Quad Flat (HV) Packages Using  
25-mil Center-to-Center Spacings  
B-Port Outputs of ’LVTH182502A Devices  
Have Equivalent 25-Series Resistors, So  
No External Resistors Are Required  
description  
The ’LVTH18502A and ’LVTH182502A scan test devices with 18-bit universal bus transceivers are members  
of the Texas Instruments SCOPEtestability integrated-circuit family. This family of devices supports IEEE  
Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to  
the test circuitry is accomplished via the 4-wire test access port (TAP) interface.  
Additionally, these devices are designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
In the normal mode, these devices are 18-bit universal bus transceivers, that combine with D-type latches and  
D-type flip-flops, they allow data to flow in the transparent, latched, or clocked modes. Another use is as two  
9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot  
samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating  
the TAP in the normal mode does not affect the functional operation of the SCOPE universal bus transceivers.  
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA),  
and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when  
LEAB is high. When LEAB is low, the A-bus data is latched while CLKAB is held at a static low or high logic level.  
Otherwise, if LEAB is low, A-bus data is stored on a low-to-high transition of CLKAB. When OEAB is low, the  
B outputs are active. When OEAB is high, the B outputs are in the high-impedance state. B-to-A data flow is  
similar to A-to-B data flow, but uses the OEBA, LEBA, and CLKBA inputs.  
In the test mode, the normal operation of the SCOPE universal bus transceivers is inhibited, and the test circuitry  
is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs  
boundary-scan test operations according to the protocol described in IEEE Standard 1149.1-1990.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
SCOPE, Widebus, and UBT are trademarks of Texas Instruments.  
Copyright 2004, Texas Instruments Incorporated  
ꢘ ꢁ ꢄꢔꢀꢀ ꢚ ꢆꢇ ꢔꢙꢗ ꢖꢀ ꢔ ꢁ ꢚꢆꢔꢕ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢧꢙ ꢚ ꢕ ꢘ ꢓꢆ ꢖꢚ ꢁ  
ꢪꢦ ꢩ ꢦ ꢣ ꢤ ꢛ ꢤ ꢩ ꢞ ꢐ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LVTH18502A 替代型号

型号 品牌 替代类型 描述 数据表
SN54LVTH18502A TI

功能相似

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

与SN74LVTH18502A相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH18502A-EP TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18502APM TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18502APMG4 TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18502APMR TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18504A TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18504APM TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18504APMG4 TI

获取价格

3.3-V ABT Scan Test Devices With 20-Bit Universal Bus Transceivers 64-LQFP -40 to 85
SN74LVTH18504APMR TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH18511DGGR TI

获取价格

LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PDSO64, GREEN, PLASTIC,
SN74LVTH18512 TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS