5秒后页面跳转
SN74LVC1G10_10 PDF预览

SN74LVC1G10_10

更新时间: 2024-11-23 11:50:11
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
15页 675K
描述
SINGLE 3-INPUT POSITIVE-NAND GATE

SN74LVC1G10_10 数据手册

 浏览型号SN74LVC1G10_10的Datasheet PDF文件第2页浏览型号SN74LVC1G10_10的Datasheet PDF文件第3页浏览型号SN74LVC1G10_10的Datasheet PDF文件第4页浏览型号SN74LVC1G10_10的Datasheet PDF文件第5页浏览型号SN74LVC1G10_10的Datasheet PDF文件第6页浏览型号SN74LVC1G10_10的Datasheet PDF文件第7页 
SN74LVC1G10  
SINGLE 3-INPUT POSITIVE-NAND GATE  
www.ti.com  
SCES486DSEPTEMBER 2003REVISED JANUARY 2007  
FEATURES  
Available in the Texas Instruments  
NanoFree™ Package  
Operation  
Latch-Up Performance Exceeds 100 mA per  
JESD 78, Class II  
Supports 5-V VCC Operation  
Inputs Accept Voltages to 5.5 V  
Max tpd of 3.8 ns at 3.3 V  
ESD Protection Exceeds JESD 22  
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
Low Power Consumption, 10-µA Max ICC  
±24-mA Output Drive at 3.3 V  
1000-V Charged Device Model (C101)  
Ioff Supports Partial-Power-Down Mode  
DESCRIPTION/ORDERING INFORMATION  
The SN74LVC1G10 performs the Boolean function Y = A B C or Y = A + B + C in positive logic.  
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the  
package.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SOT (SOT-23) – DBV  
Reel of 3000  
SN74LVC1G10YZPR  
_ _ _C2_  
–40°C to 85°C  
Reel of 3000  
Reel of 3000  
SN74LVC1G10DBVR  
SN74LVC1G10DCKR  
C10_  
C2_  
SOT (SC-70) – DCK  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.  
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoFree is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN74LVC1G10_10相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC1G10DBVR TI

获取价格

SINGLE 3 INPUT POSITIVE NAND GATE
SN74LVC1G10DBVRE4 TI

获取价格

SINGLE 3-INPUT POSITIVE-NAND GATE
SN74LVC1G10DCKR TI

获取价格

SINGLE 3 INPUT POSITIVE NAND GATE
SN74LVC1G10DCKRE4 TI

获取价格

SINGLE 3-INPUT POSITIVE-NAND GATE
SN74LVC1G10DCKRG4 TI

获取价格

SINGLE 3-INPUT POSITIVE-NAND GATE
SN74LVC1G10DRYR TI

获取价格

Single 3-Input Positive-NAND Gate 6-SON -40 to 125
SN74LVC1G10DSFR TI

获取价格

单路 3 输入、1.65V 至 5.5V 与非门 | DSF | 6 | -40 to 1
SN74LVC1G10YEPR TI

获取价格

SINGLE 3 INPUT POSITIVE NAND GATE
SN74LVC1G10YZPR TI

获取价格

SINGLE 3 INPUT POSITIVE NAND GATE
SN74LVC1G11 TI

获取价格

SINGLE 3 INPUT POSITIVE AND GATE