5秒后页面跳转
PLL103-02XC PDF预览

PLL103-02XC

更新时间: 2024-11-10 06:04:07
品牌 Logo 应用领域
PLL 动态存储器双倍数据速率PC
页数 文件大小 规格书
7页 144K
描述
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS

PLL103-02XC 数据手册

 浏览型号PLL103-02XC的Datasheet PDF文件第2页浏览型号PLL103-02XC的Datasheet PDF文件第3页浏览型号PLL103-02XC的Datasheet PDF文件第4页浏览型号PLL103-02XC的Datasheet PDF文件第5页浏览型号PLL103-02XC的Datasheet PDF文件第6页浏览型号PLL103-02XC的Datasheet PDF文件第7页 
PLL103-02 Rev.D  
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS  
FEATURES  
PIN CONFIGURATION  
·
·
·
·
·
·
·
·
·
Generates 24 output buffer from one input.  
FBOUT  
VDD2.5  
GND  
1
2
3
4
5
6
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
N/C  
VDD2.5  
GND  
Supports up to four DDR DIMMS.  
Supports 266MHz DDR SDRAM.  
One additional output for feedback.  
Less than 5ns delay.  
Skew between any outputs is less than 100 ps.  
2.5V Supply range.  
DDR0T  
DDR0C  
DDR1T  
DDR1C  
VDD2.5  
GND  
DDR11T  
DDR11C  
DDR10T  
DDR10C  
VDD2.5  
GND  
7
8
9
DDR2T  
DDR2C  
VDD2.5  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
DDR9T  
DDR9C  
VDD2.5  
PD#  
Enhanced DDR Output Drive selected by I2C.  
Available in 48 pin SSOP.  
BUF_IN  
GND  
DDR3T  
GND  
DDR8T  
DDR8C  
VDD2.5  
GND  
BLOCK DIAGRAM  
DDR3C  
VDD2.5  
GND  
DDR4T  
DDR4C  
DDR5T  
DDR5C  
VDD2.5  
SDATA  
DDR7T  
DDR7C  
DDR6T  
DDR6C  
GND  
DDR0T  
DDR0C  
DDR1T  
DDR1C  
DDR2T  
DDR2C  
DDR3T  
DDR3C  
DDR4T  
DDR4C  
DDR5T  
DDR5C  
DDR6T  
DDR6C  
DDR7T  
DDR7C  
DDR8T  
DDR8C  
DDR9T  
DDR9C  
DDR10T  
DDR10C  
DDR11T  
DDR11C  
SDATA  
I2C  
Control  
SCLK  
SCLK  
Note: #: Active Low  
DESCRIPTIONS  
The PLL103-02 Rev.D is designed as a 2.5V buffer  
to distribute high-speed clocks in PC applications.  
The device has 24 outputs. These outputs can be  
configured to support four unbuffered DDR DIMMS.  
The PLL103-02 Rev.D can be used in conjunction  
with the PLL202-04 or similar clock synthesizer for  
the VIA Pro 266 chipset.  
The PLL103-02 Rev.D also has an I2C interface,  
which can enable or disable each output clock.  
When power up, all output clocks are enabled (has  
internal pull up).  
BUF_IN  
PD#  
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991  
Rev 01/11/01 Page 1  

与PLL103-02XC相关器件

型号 品牌 获取价格 描述 数据表
PLL103-02XC-R PLL

获取价格

DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PLL103-02XI PLL

获取价格

DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PLL103-02XM PLL

获取价格

DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PLL103-03 PLL

获取价格

DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS
PLL103-03XC PLL

获取价格

DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS
PLL103-03XI PLL

获取价格

DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS
PLL103-03XM PLL

获取价格

DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS
PLL103-04 PLL

获取价格

1-to-4 Clock Distribution Buffer
PLL103-04SC PLL

获取价格

1-to-4 Clock Distribution Buffer
PLL103-04SI PLL

获取价格

1-to-4 Clock Distribution Buffer