Datasheet > PLL103-04

PLL103-04

更新时间： 2024-09-21 10:08:39

品牌	Logo	应用领域
PLL		时钟
页数	文件大小	规格书
4页	119K
描述
1-to-4 Clock Distribution Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PLL103-04 数据手册

Preliminary PLL103-04

1-to-4 Clock Distribution Buffer

FEATURES

PIN CONFIGURATION

4 outputs identical to FIN.

FIN

CLK1

CLK2

CLK3

OE^

Low skew (< 250 ps between outputs).

Input / Output frequency range 0 – 160 MHz

25mA drive capability at TTL levels.

70mA drive capability at CMOS levels.

Output enable mode available to tri-state all

outputs.

VDD

GND

CLK4

3.3V operation.

Available in 8-Pin 150mil SOIC.

FIN = 0 ~ 160 Mhz

Note: ^: Internal pull-up (30kW)

DESCRIPTIONS

The PLL103-04 is a 1-to-4 Clock Distribution Buffer,

reproducing the reference input frequency (FIN) at 4

different outputs. It is designed to minimize skew

between outputs and provides TTL and CMOS

compatible output levels. An output enable selector is

available to tri-state all outputs.

BLOCK DIAGRAM

OE^

CLK1

CLK2

CLK3

CLK4

FIN

47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991

Rev 09/26/00 Page 1

12 3 4

中文翻译

下载PDF

与PLL103-04相关器件

型号	品牌	获取价格	描述	数据表
PLL103-04SC	PLL	获取价格	1-to-4 Clock Distribution Buffer
PLL103-04SI	PLL	获取价格	1-to-4 Clock Distribution Buffer
PLL103-04SM	PLL	获取价格	1-to-4 Clock Distribution Buffer
PLL103-05	PLL	获取价格	1-to-5 Clock Distribution Buffer
PLL103-05SC	PLL	获取价格	1-to-5 Clock Distribution Buffer
PLL103-05SI	PLL	获取价格	1-to-5 Clock Distribution Buffer
PLL103-05SM	PLL	获取价格	1-to-5 Clock Distribution Buffer
PLL103-06	PLL	获取价格	DDR SDRAM Buffer with 2 DDR or 3 SDRAM DIMMS
PLL103-06XC	PLL	获取价格	DDR SDRAM Buffer with 2 DDR or 3 SDRAM DIMMS
PLL103-06XI	PLL	获取价格	DDR SDRAM Buffer with 2 DDR or 3 SDRAM DIMMS