5秒后页面跳转
PACVGA-100/T PDF预览

PACVGA-100/T

更新时间: 2024-11-04 13:12:11
品牌 Logo 应用领域
CALMIRCO /
页数 文件大小 规格书
2页 235K
描述
Diode Termination Array, 7-Line, PDSO16, QSOP-16

PACVGA-100/T 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SSOP,针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.84
差分输出:NO接口集成电路类型:DIODE BUS TERMINATION ARRAY
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:4.9 mm功能数量:1
信号线数量:7端子数量:16
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压:5.5 V表面贴装:YES
温度等级:COMMERCIAL端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL宽度:3.9116 mm
Base Number Matches:1

PACVGA-100/T 数据手册

 浏览型号PACVGA-100/T的Datasheet PDF文件第2页 
CALIFORNIA MICRO DEVICES  
PAC VGA-100/101  
VGA PROTECTION AND TERMINATION NETWORK  
Features  
Application  
• ESD protection for VGA (video) port in  
PCs and notebooks.  
• 7 channel ESD protection  
• 15KV ESD protection (HBM)  
• 8KV contact, 15KV air discharge ESD protection per  
IEC 1000-4-2 (Level 4)  
• Low loading capacitance, 4.5pF typical  
Product Description  
The PAC VGA-100/101 acts as a transmission line terminating and ESD protection device. It provides 75 Ohm parallel  
terminations for the R, G, B lines and series terminations for the Horizontal and Vertical Sync lines and two monitor ID  
lines which provide ‘Plug and Play’ logic signals. In addition, all interface lines provide Level 4 ESD protection per the  
IEC1000-4-2 contact discharge Specification. The PAC VGA-100 provides internal pull-up resistors for the two monitor ID  
lines. The PAC VGA-101 omits these internal pull-ups so that different pull-up resistor values can be added externally.  
SCHEMATIC CONFIGURATION  
ABSOLUTE MAXIMUM RATINGS  
Diode Forward DC Current (Note 1)  
Storage Temperature  
Operating Temperature Range  
20mA  
-65°C to 150°C  
0°C to 70°C  
DC Voltage at any Channel Input VN-0.5V to VP+0.5V  
Note 1: Only one diode conducting at a time.  
R1=75, R2=33, R3=2.2K(VGA-100 only)  
(*) R3 Removed (VGA-101 only)  
Typical Connection Diagram  
(**) For best ESD protection, minimize trace lengths between PAC VGA-100/101 and the video connector.  
©1999 California Micro Devices Corp. All rights reserved.  
P/Active® is a registered trademark and PAC is a trademark of California Micro Devices.  
215 Topaz Street, Milpitas, California 95035  
Tel: (408) 263-3214  
Fax: (408) 263-7846  
1/ 99  
www.calmicro.com  
1

与PACVGA-100/T相关器件

型号 品牌 获取价格 描述 数据表
PACVGA-100R CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA-100T CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA101 CALMIRCO

获取价格

VGA Port ESD Protection and Termination Network
PACVGA-101 CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA-101/R CALMIRCO

获取价格

Diode Termination Array, 7-Line, PDSO16, QSOP-16
PACVGA-101R CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA-101T CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA105 CALMIRCO

获取价格

VGA Port Companion Circuit
PACVGA105 ONSEMI

获取价格

VGA Port Companion Circuit
PACVGA105Q ONSEMI

获取价格

VGA Port Companion Circuit