5秒后页面跳转
捷配首页

Datasheet > NVMFD5853NLT1G
NVMFD5853NLT1G PDF预览

NVMFD5853NLT1G

更新时间： 2024-11-19 12:26:23
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
6页 126K
描述
Power MOSFET 40 V, 10 m, 34 A, Dual N.Channel Logic Level, Dual SO.8FL

阅读下载

中文翻译

获取价格

NVMFD5853NLT1G 技术参数

是否无铅： 不含铅生命周期：Active
零件包装代码：DFN包装说明：SMALL OUTLINE, R-PDSO-F6
针数：8Reach Compliance Code：not_compliant
ECCN代码：EAR99风险等级：7.68
雪崩能效等级（Eas）：40 mJ外壳连接：DRAIN
配置：SEPARATE, 2 ELEMENTS WITH BUILT-IN DIODE最小漏源击穿电压：40 V
最大漏极电流 (Abs) (ID)：34 A最大漏极电流 (ID)：12 A
最大漏源导通电阻：0.015 ΩFET 技术：METAL-OXIDE SEMICONDUCTOR
JESD-30 代码：R-PDSO-F6JESD-609代码：e3
湿度敏感等级：1元件数量：2
端子数量：6工作模式：ENHANCEMENT MODE
最高工作温度：175 °C封装主体材料：PLASTIC/EPOXY
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
极性/信道类型：N-CHANNEL最大功率耗散 (Abs)：24 W
最大脉冲漏极电流 (IDM)：165 A参考标准：AEC-Q101
子类别：FET General Purpose Power表面贴装：YES
端子面层：Tin (Sn)端子形式：FLAT
端子位置：DUAL晶体管元件材料：SILICON
Base Number Matches：1

NVMFD5853NLT1G 数据手册

 浏览型号NVMFD5853NLT1G的Datasheet PDF文件第2页浏览型号NVMFD5853NLT1G的Datasheet PDF文件第3页浏览型号NVMFD5853NLT1G的Datasheet PDF文件第4页浏览型号NVMFD5853NLT1G的Datasheet PDF文件第5页浏览型号NVMFD5853NLT1G的Datasheet PDF文件第6页 
NVMFD5853NL,  
NVMFD5853NLWF  
Power MOSFET  
40 V, 10 mW, 34 A, Dual N−Channel Logic  
Level, Dual SO−8FL  
Features  
http://onsemi.com  
• Small Footprint (5x6 mm) for Compact Designs  
• Low R  
to Minimize Conduction Losses  
DS(on)  
V
R
MAX  
I MAX  
D
(BR)DSS  
DS(on)  
• Low Capacitance to Minimize Driver Losses  
• NVMFD5853NLWF − Wettable Flanks Product  
• AEC−Q101 Qualified and PPAP Capable  
• This is a Pb−Free Device  
10 mW @ 10 V  
15 mW @ 4.5 V  
40 V  
34 A  
MAXIMUM RATINGS (T = 25°C unless otherwise noted)  
J
Dual N−Channel  
Parameter  
Drain−to−Source Voltage  
Symbol  
Value  
40  
Unit  
V
D1  
D2  
V
DSS  
Gate−to−Source Voltage  
V
"20  
34  
V
GS  
Continuous Drain Cur-  
T
= 25°C  
I
A
mb  
D
rent R  
(Notes 1,  
G1  
G2  
Y
J−mb  
T = 100°C  
mb  
24  
2, 3, 4)  
Steady  
State  
Power Dissipation  
T
mb  
= 25°C  
P
24  
12  
12  
W
A
D
S1  
S2  
R
(Notes 1, 2, 3)  
Y
J−mb  
T
mb  
= 100°C  
Continuous Drain Cur-  
T = 25°C  
I
MARKING DIAGRAM  
A
D
rent R  
& 4)  
(Notes 1, 3  
q
JA  
D1 D1  
T = 100°C  
A
8.5  
Steady  
State  
1
S1  
G1  
S2  
G2  
D1  
D1  
D2  
D2  
Power Dissipation  
(Notes 1 & 3)  
T = 25°C  
P
3.0  
1.5  
165  
W
A
D
DFN8 5x6  
(SO8FL)  
CASE 506BT  
5853xx  
AYWZZ  
R
q
JA  
T = 100°C  
A
Pulsed Drain Current  
T = 25°C, t = 10 ms  
I
DM  
A
A
p
D2 D2  
Operating Junction and Storage Temperature  
T , T  
−55 to  
°C  
J
stg  
175  
5853NL = Specific Device Code  
for NVMFD5853NL  
5853LW = Specific Device Code  
for NVMFD5853NLWF  
Source Current (Body Diode)  
I
S
34  
40  
A
Single Pulse Drain−to−Source Avalanche  
E
AS  
mJ  
Energy (T = 25°C, V = 10 V, I = 28.3 A,  
J
GS  
L(pk)  
A
Y
W
ZZ  
= Assembly Location  
= Year  
= Work Week  
= Lot Traceability  
L = 0.1 mH, R = 25 W)  
G
Lead Temperature for Soldering Purposes  
(1/8″ from case for 10 s)  
T
L
260  
°C  
Stresses exceeding Maximum Ratings may damage the device. Maximum  
Ratings are stress ratings only. Functional operation above the Recommended  
Operating Conditions is not implied. Extended exposure to stresses above the  
Recommended Operating Conditions may affect device reliability.  
ORDERING INFORMATION  
†
THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)  
Device  
Package  
Shipping  
Parameter  
Symbol  
Value  
Unit  
NVMFD5853NLT1G  
DFN8  
(Pb−Free)  
1500 / Tape &  
Reel  
Junction−to−Mounting Board (top) − Steady  
R
6.2  
Y
J−mb  
State (Notes 2, 3)  
NVMFD5853NLWFT1G  
DFN8  
(Pb−Free)  
1500 / Tape &  
Reel  
Junction−to−Ambient − Steady State (Note 3)  
51  
°C/W  
R
†For information on tape and reel specifications,  
including part orientation and tape sizes, please  
refer to our Tape and Reel Packaging Specification  
Brochure, BRD8011/D.  
Junction−to−Ambient − Steady State (min foot-  
q
JA  
162  
print)  
1. The entire application environment impacts the thermal resistance values shown,  
they are not constants and are only valid for the particular conditions noted.  
2. Psi (Y) is used as required per JESD51−12 for packages in which  
substantially less than 100% of the heat flows to single case surface.  
2
3. Surface−mounted on FR4 board using a 650 mm , 2 oz. Cu pad.  
4. Continuous DC current rating. Maximum current for pulses as long as 1  
second are higher but are dependent on pulse duration and duty cycle.  
© Semiconductor Components Industries, LLC, 2013  
1
Publication Order Number:  
April, 2013 − Rev. 3  
NVMFD5853NL/D  
 
123456

中文翻译

下载PDF

NVMFD5853NLT1G 替代型号

型号 品牌 替代类型 描述 数据表
NVMFD5853NLWFT1G ONSEMI

类似代替

 Power MOSFET 40 V, 10 m, 34 A, Dual N.Channel Logic Level, Dual SO.8FL

与NVMFD5853NLT1G相关器件

型号 品牌 获取价格 描述 数据表
NVMFD5853NLWF ONSEMI

获取价格

 		Power MOSFET 40 V, 10 m, 34 A, Dual N.Channel Logic Level, Dual SO.8FL
NVMFD5853NLWFT1G ONSEMI

获取价格

 		Power MOSFET 40 V, 10 m, 34 A, Dual N.Channel Logic Level, Dual SO.8FL
NVMFD5853NT1G ONSEMI

获取价格

 		Dual N−Channel Power MOSFET
NVMFD5853NWFT1G ONSEMI

获取价格

 		Dual N−Channel Power MOSFET
NVMFD5873NL ONSEMI

获取价格

 		Power MOSFET 60 V, 13 m, 58 A, Dual N.Channel Logic Level, Dual SO.8FL
NVMFD5873NL_14 ONSEMI

获取价格

 		Power MOSFET
NVMFD5873NLT1G ONSEMI

获取价格

 		Power MOSFET 60 V, 13 m, 58 A, Dual N.Channel Logic Level, Dual SO.8FL
NVMFD5873NLWF ONSEMI

获取价格

 		Power MOSFET 60 V, 13 m, 58 A, Dual N.Channel Logic Level, Dual SO.8FL
NVMFD5873NLWFT1G ONSEMI

获取价格

 		Power MOSFET 60 V, 13 m, 58 A, Dual N.Channel Logic Level, Dual SO.8FL
NVMFD5875NL ONSEMI

获取价格

 		Dual N−Channel Power MOSFET

与NVMFD5853NLT1G相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证