Datasheet > 晶体管 > 小信号双极晶体管> NSBC144WF3T5G

NSBC144WF3T5G

更新时间： 2024-11-16 11:01:35

品牌	Logo	应用领域
安森美 - ONSEMI		小信号双极晶体管
页数	文件大小	规格书
11页	92K
描述
NPN Bipolar Digital Transistor (BRT)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

NSBC144WF3T5G 数据手册

DTC114EET1 Series

Bias Resistor Transistor

NPN Silicon Surface Mount Transistor

with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single

device and its external resistor bias network. The BRT (Bias Resistor

Transistor) contains a single transistor with a monolithic bias network

consisting of two resistors; a series base resistor and a base−emitter

resistor. The BRT eliminates these individual components by

integrating them into a single device. The use of a BRT can reduce

both system cost and board space. The device is housed in the

SC−75/SOT−416 package which is designed for low power surface

mount applications.

http://onsemi.com

NPN SILICON

BIAS RESISTOR TRANSISTORS

PIN 3

COLLECTOR

(OUTPUT)

Features

PIN 1

• Simplifies Circuit Design

BASE

(INPUT)

• Reduces Board Space

• Reduces Component Count

PIN 2

EMITTER

(GROUND)

• The SC−75/SOT−416 Package Can be Soldered Using Wave or

Reflow

• The Modified Gull−Winged Leads Absorb Thermal Stress During

Soldering Eliminating the Possibility of Damage to the Die

• Pb−Free Packages are Available

MAXIMUM RATINGS (T = 25°C unless otherwise noted)

Rating

Collector-Base Voltage

Collector-Emitter Voltage

Collector Current

Symbol

Value

Unit

Vdc

CBO

CEO

SC−75 (SOT−416)

CASE 463

Vdc

STYLE 1

100

mAdc

THERMAL CHARACTERISTICS

MARKING DIAGRAM

Rating

Symbol

Value

Unit

Total Device Dissipation,

FR−4 Board (Note 1) @ T = 25°C

Derate above 25°C

200

1.6

mW/°C

xx M G

Thermal Resistance,

Junction−to−Ambient (Note 1)

600

°C/W

Total Device Dissipation,

FR−4 Board (Note 2) @ T = 25°C

Derate above 25°C

300

2.4

mW/°C

Specific Device Code

xx = (Refer to page 2)

Date Code*

Thermal Resistance,

Junction−to−Ambient (Note 2)

400

°C/W

Pb−Free Package

Junction and Storage Temperature

Range

T , T

−55 to +150

°C

stg

(Note: Microdot may be in either location)

*Date Code orientation may vary depending

upon manufacturing location.

Stresses exceeding Maximum Ratings may damage the device. Maximum

Ratings are stress ratings only. Functional operation above the Recommended

Operating Conditions is not implied. Extended exposure to stresses above the

Recommended Operating Conditions may affect device reliability.

1. FR−4 @ Minimum Pad

ORDERING INFORMATION

See detailed ordering, marking, and shipping information in

the package dimensions section on page 2 of this data sheet.

2. FR−4 @ 1.0 × 1.0 Inch Pad

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

March, 2006 − Rev. 8

DTC114EET1/D

12 3 4 5 6 7...11

中文翻译

下载PDF

与NSBC144WF3T5G相关器件

型号	品牌	获取价格	描述	数据表
NSBC144WPDP6	ONSEMI	获取价格	Complementary Bias Resistor Transistors R1 = 47 k, R2 = 22 k
NSBC144WPDP6T5G	ONSEMI	获取价格	Complementary Bias Resistor Transistors R1 = 47 k, R2 = 22 k
NSBC1XXXDXV6T1	ONSEMI	获取价格	Dual Bias Resistor Transistors
NSBC1XXXDXV6T1G	ONSEMI	获取价格	Dual Bias Resistor Transistors
NSBC1XXXDXV6T5	ONSEMI	获取价格	Dual Bias Resistor Transistors
NSBC1XXXDXV6T5G	ONSEMI	获取价格	Dual Bias Resistor Transistors
NSBMC096	TI	获取价格	NSBMC096 Burst Memory Controller
NSBMC096-16	NSC	获取价格	NSBMC096-16/-25/-33 Burst Memory Controller
NSBMC096VF	NSC	获取价格	NSBMC096-16/-25/-33 Burst Memory Controller
NSBMC096VF16	NSC	获取价格	IC 16M X 1, DRAM CONTROLLER, PQFP132, PLASTIC, QFP-132, Memory Controller

与NSBC144WF3T5G相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

7
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

4
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

30
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

13

产品中心

服务支持

精选活动

关于我们

帮助中心

NSBC144WF3T5G

NSBC144WF3T5G 数据手册

与NSBC144WF3T5G相关器件

与NSBC144WF3T5G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NSBC144WF3T5G

NSBC144WF3T5G 数据手册

与NSBC144WF3T5G相关器件

与NSBC144WF3T5G相关文章

您还可以找

您在本页遇到什么问题？