Datasheet > NB3N3010B

NB3N3010B

更新时间： 2024-11-24 01:12:59

品牌	Logo	应用领域
安森美 - ONSEMI		/
页数	文件大小	规格书
9页	157K
描述
3.3V, 12.288 MHz Audio Oversampling Clock Generator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

NB3N3010B 数据手册

NB3N3010B

3.3V, 12.288 MHz Audio

Oversampling Clock

Generator for USB

Applications

http://onsemi.com

MARKING

Description

The NB3N3010B is a precision, low noise clock multiplier that

generates an output frequency of 12.288 MHz. This is accomplished

by using Frequency−Locked−Loop (FLL) techniques where a 4 kHz

reference input is multiplied by 3072, or an 8 kHz input by 1536. The

frequency multiplier is selected by the S0 pin.

The two LVCMOS output drivers are disabled to a logic Low with

the ENABLEn pin set HIGH. The NB3N3010B operates from a single

+3.3 V supply, and is available in the SOIC−8 pin package, and

optionally in a DFN8 package. The operating temperature range is

from 0°C to +85°C.

DIAGRAMS*

3010B

ALYW

SOIC−8

D SUFFIX

CASE 751

The NB3N3010B device provides the optimum combination of low

cost, flexibility, and high performance. This makes it ideal for

applications such as oversampling A−to−D and D−to−A converters

from a low reference frequency, such as a USB start−of−frame (SOF)

pulse.

DFN8

MN SUFFIX

CASE 506AA

Features

= Assembly Location

= Wafer Lot

= Year

• Accepts 8 kHz or 4 kHz Reference Input Derived from USB

Start−of−Frame

W = Work Week

M = Date Code

• Generates 12.288 MHz Frequency−Locked to the Reference

• Fully Integrated Frequency−Lock−Loop with Internal Loop Filter

• Low Skew Dual LVCMOS Outputs

• Very Low Phase Noise Preserves Codec Noise Floor

• Internal Voltage Regulator

• Supply Voltage Required: +3.3 V $5%

• Temperature Range: 0°C to +85°C

• These are Pb−Free Devices

= Pb−Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to

Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 7 of this data sheet.

VDD

CFILT

GND

CLK_A

+1.8 V

Linear

Regulator

REF

CLK_B

Output

Buffers

Tolerant

Frequency

Detector

Frequency

Generator

Loop Filter

Divider

ENABLEn

Figure 1. NB3N3010B Simplified Diagram

Publication Order Number:

May, 2011 − Rev. 0

NB3N3010B/D

12 3 4 5 6 7...9

中文翻译

下载PDF

与NB3N3010B相关器件

型号	品牌	获取价格	描述	数据表
NB3N3010BDG	ONSEMI	获取价格	3.3V, 12.288 MHz Audio Oversampling Clock Generator
NB3N3010BDR2G	ONSEMI	获取价格	3.3V, 12.288 MHz Audio Oversampling Clock Generator
NB3N3010BMNG	ONSEMI	获取价格	IC 3N SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 2 X 2
NB3N3010BMNR4G	ONSEMI	获取价格	IC 3N SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 2 X 2
NB3N3011	ONSEMI	获取价格	3.3 V 100 MHz / 106.25 MHz PureEdge Clock Generator with LVPECL Differential Output
NB3N3011DTG	ONSEMI	获取价格	3.3 V 100 MHz / 106.25 MHz PureEdge Clock Generator with LVPECL Differential Output
NB3N3011DTR2G	ONSEMI	获取价格	3.3 V 100 MHz / 106.25 MHz PureEdge Clock Generator with LVPECL Differential Output
NB3N3020	ONSEMI	获取价格	3.3 V, LV-PECL/LV-CMOS Clock Multiplier
NB3N3020_14	ONSEMI	获取价格	3.3 V, LVPECL/LVCMOS Clock Multiplier
NB3N3020DTG	ONSEMI	获取价格	3.3 V, LV-PECL/LV-CMOS Clock Multiplier

与NB3N3010B相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

NB3N3010B

NB3N3010B 数据手册

与NB3N3010B相关器件

与NB3N3010B相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NB3N3010B

NB3N3010B 数据手册

与NB3N3010B相关器件

与NB3N3010B相关文章

您还可以找

您在本页遇到什么问题？