5秒后页面跳转
NB3N502DR2G PDF预览

NB3N502DR2G

更新时间: 2024-11-26 03:47:03
品牌 Logo 应用领域
安森美 - ONSEMI 时钟
页数 文件大小 规格书
5页 60K
描述
14 MHz to 190 MHz PLL Clock Multiplier

NB3N502DR2G 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:5 weeks风险等级:0.58
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.9 mm湿度敏感等级:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:190 MHz
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3/5 V认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Clock Generators
最大供电电压:5.5 V最小供电电压:3 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.9 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER

NB3N502DR2G 数据手册

 浏览型号NB3N502DR2G的Datasheet PDF文件第2页浏览型号NB3N502DR2G的Datasheet PDF文件第3页浏览型号NB3N502DR2G的Datasheet PDF文件第4页浏览型号NB3N502DR2G的Datasheet PDF文件第5页 
NB3N502  
14 MHz to 190 MHz PLL  
Clock Multiplier  
Description  
The NB3N502 is a clock multiplier device that generates a low jitter,  
TTL/CMOS level output clock which is a precise multiple of the  
external input reference clock signal source. The device is a cost  
efficient replacement for the crystal oscillators commonly used in  
electronic systems. It accepts a standard fundamental mode crystal or  
an external reference clock signal. Phase−Locked−Loop (PLL) design  
techniques are used to produce an output clock up to 190 MHz with a  
50% duty cycle. The NB3N502 can be programmed via two select  
inputs (S0, S1) to provide an output clock (CLKOUT) at one of six  
different multiples of the input frequency source, and at the same time  
output the input aligned reference clock signal (REF).  
http://onsemi.com  
MARKING DIAGRAM  
8
8
1
3N502  
ALYW  
G
SOIC−8  
D SUFFIX  
CASE 751  
1
3N502 = Specific Device Code  
A
L
= Assembly Location  
= Wafer Lot  
Features  
Y
W
G
= Year  
= Work Week  
= Pb−Free Package  
Clock Output Frequency up to 190 MHz  
Operating Range: V = 3 V to 5.5 V  
DD  
Low Jitter Output of 15 ps One Sigma (rms)  
Zero ppm Clock Multiplication Error  
45% − 55% Duty Cycle  
ORDERING INFORMATION  
Device  
Package  
Shipping  
25 mA TTL−level Drive Outputs  
NB3N502DG  
SOIC−8  
(Pb−Free)  
98 Units/Rail  
Crystal Reference Input Range of 5 − 27 MHz  
Input Clock Frequency Range of 2 − 50 MHz  
Available in 8−pin SOIC Package or in Die Form  
Full Industrial Temperature Range −40°C to 85°C  
This is a Pb−Free Device  
NB3N502DR2G  
SOIC−8  
(Pb−Free)  
2500/Tape & Reel  
†For information on tape and reel specifications,  
including part orientation and tape sizes, please  
refer to our Tape and Reel Packaging Specification  
Brochure, BRD8011/D.  
V
DD  
TTL/  
CMOS  
Output  
Reference  
Clock  
REF  
X1/CLK  
X2  
Crystal  
TTL/  
CMOS  
Output  
÷ P  
Phase  
Charge  
Pump  
Oscillator  
CLKOUT  
VCO  
Detector  
Multiplier  
Select  
Feedback  
÷ M  
S1 S0  
GND  
Figure 1. NB3N502 Logic Diagram  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
March, 2006 − Rev. 0  
NB3N502/D  

NB3N502DR2G 替代型号

型号 品牌 替代类型 描述 数据表
NB3N502DG ONSEMI

完全替代

14 MHz to 190 MHz PLL Clock Multiplier
502MILFT IDT

类似代替

LOCO PLL CLOCK MULTIPLIER
ICS502MILF IDT

类似代替

Clock Generator, 190MHz, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8

与NB3N502DR2G相关器件

型号 品牌 获取价格 描述 数据表
NB3N508S ONSEMI

获取价格

3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output
NB3N508S_06 ONSEMI

获取价格

3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output
NB3N508SDTG ONSEMI

获取价格

3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output
NB3N508SDTR2G ONSEMI

获取价格

3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output
NB3N51032 ONSEMI

获取价格

Dual HCSL/LVDS Clock Generator
NB3N51032_16 ONSEMI

获取价格

Dual HCSL/LVDS Clock Generator
NB3N51032_17 ONSEMI

获取价格

Dual HCSL/LVDS Clock Generator
NB3N51032DTG ONSEMI

获取价格

Dual HCSL/LVDS Clock Generator
NB3N51032DTR2G ONSEMI

获取价格

Dual HCSL/LVDS Clock Generator
NB3N51034 ONSEMI

获取价格

Quad HCSL/LVDS Clock Generator