5秒后页面跳转
NB3N511_13 PDF预览

NB3N511_13

更新时间: 2024-02-09 12:27:43
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
6页 110K
描述
3.3V / 5.0V 14 MHz to 200 MHz PLL Clock Multiplier

NB3N511_13 数据手册

 浏览型号NB3N511_13的Datasheet PDF文件第2页浏览型号NB3N511_13的Datasheet PDF文件第3页浏览型号NB3N511_13的Datasheet PDF文件第4页浏览型号NB3N511_13的Datasheet PDF文件第5页浏览型号NB3N511_13的Datasheet PDF文件第6页 
NB3N511  
3.3V / 5.0V 14 MHz to  
200 MHz PLL Clock  
Multiplier  
Description  
http://onsemi.com  
MARKING DIAGRAM  
The NB3N511 is a clock multiplier that will generate one of nine  
selectable output multiples of an input frequency via two 3level  
select inputs (S0, S1). It accepts a standard fundamental mode crystal  
or an external reference clock signal. PhaseLockedLoop (PLL)  
design techniques are used to produce a low jitter, TTL level clock  
output up to 200 MHz with a 50% duty cycle. An Output Enable (OE)  
pin is provided, and when asserted low, the clock output goes into  
tristate (high impedance). The NB3N511 is commonly used in  
electronic systems as a cost efficient replacement for crystal  
oscillators  
8
8
1
3N511  
ALYWG  
G
SOIC8  
D SUFFIX  
CASE 751  
1
3N511 = Specific Device Code  
A
L
= Assembly Location  
= Wafer Lot  
Y
W
G
= Year  
= Work Week  
= PbFree Package  
Features  
Clock Output Frequencies up to 200 MHz  
Nine Selectable Multipliers of the Input Frequency  
Operating Range: V = 3.3 V ± 10% or 5.0 V ± 5%  
Low Jitter Output of 25 ps One Sigma (rms)  
Zero ppm Clock Multiplication Error  
45% 55% Output Duty Cycle  
DD  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
TTL/CMOS Output with 25 mA TTL Level Drive  
Crystal Reference Input Range of 5 32 MHz  
Input Clock Frequency Range of 1 50 MHz  
OE, Output Enable with TriState Output  
8Pin SOIC  
Industrial Temperature Range 40°C to +85°C  
These are PbFree Devices  
V
DD  
X1/ICLK  
Crystal  
crystal or  
clock  
TTL/  
CMOS  
Output  
÷ P  
Phase  
Detector  
Charge  
Pump  
Oscillator  
VCO  
CLKOUT  
C
C
LX1  
LX2  
X2  
Multiplier  
Select  
Feedback  
÷ M  
S1 S0  
OE  
GND  
Figure 1. NB3N511 Logic Diagram  
© Semiconductor Components Industries, LLC, 2013  
1
Publication Order Number:  
November, 2013 Rev. 4  
NB3N511/D  
 

与NB3N511_13相关器件

型号 品牌 获取价格 描述 数据表
NB3N511DG ONSEMI

获取价格

3.3V / 5.0V 14 MHz to 200 MHz PLL Clock Multiplier
NB3N511DR2G ONSEMI

获取价格

3.3V / 5.0V 14 MHz to 200 MHz PLL Clock Multiplier
NB3N551 ONSEMI

获取价格

3.3 V / 5.0 V Ultra-Low Skew 1:4 Clock Fanout Buffer
NB3N551DG ONSEMI

获取价格

3.3 V / 5.0 V Ultra-Low Skew 1:4 Clock Fanout Buffer
NB3N551DR2G ONSEMI

获取价格

3.3 V / 5.0 V Ultra-Low Skew 1:4 Clock Fanout Buffer
NB3N551MNR4G ONSEMI

获取价格

3.3 V / 5.0 V Ultra-Low Skew 1:4 Clock Fanout Buffer
NB3N5573 ONSEMI

获取价格

3.3V, Crystal - To- HCSL Clock Generator
NB3N5573_08 ONSEMI

获取价格

3.3V, Crystal - To- HCSL Clock Generator
NB3N5573DTG ONSEMI

获取价格

3.3V, Crystal - To- HCSL Clock Generator
NB3N5573DTR2G ONSEMI

获取价格

3.3V, Crystal - To- HCSL Clock Generator