5秒后页面跳转
NB3N853501EDTR2G PDF预览

NB3N853501EDTR2G

更新时间: 2024-02-24 00:55:23
品牌 Logo 应用领域
安森美 - ONSEMI 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
9页 223K
描述
Differential Clock Fanout Buffer Outputs

NB3N853501EDTR2G 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:TSSOP包装说明:TSSOP, TSSOP20,.25
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.7系列:3N
输入调节:DIFFERENTIAL MUXJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:20实输出次数:4
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:2 ns
传播延迟(tpd):2 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.03 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

NB3N853501EDTR2G 数据手册

 浏览型号NB3N853501EDTR2G的Datasheet PDF文件第2页浏览型号NB3N853501EDTR2G的Datasheet PDF文件第3页浏览型号NB3N853501EDTR2G的Datasheet PDF文件第4页浏览型号NB3N853501EDTR2G的Datasheet PDF文件第5页浏览型号NB3N853501EDTR2G的Datasheet PDF文件第6页浏览型号NB3N853501EDTR2G的Datasheet PDF文件第7页 
NB3N853501E  
3.3 V LVTTL/LVCMOS 2:1  
MUX to 4 LVPECL  
Differential Clock Fanout  
Buffer Outputs with Clock  
Enable and Clock Select  
http://onsemi.com  
MARKING  
Description  
DIAGRAM  
The NB3N853501E is a pure 3.3 V supply 2:1:4 clock distribution  
fanout buffer. Input MUX selects one of two LVCMOS/LVTTL CLK  
lines by the CLK_SEL pin (HIGH for CLK1, LOW for CLK0) using  
LVCMOS/LVTTL levels. Outputs are LVPECL levels and are  
synchronously enabled by CLK_EN using LVCMOS/LVTTL levels  
(HIGH to enable outputs, LOW to disable output).  
NB3N  
501E  
ALYWG  
G
TSSOP20  
DT SUFFIX  
CASE 948E  
Features  
Four differential LVPECL Outputs  
Two Selectable LVCMOS/LVTTL CLOCK Inputs  
Up to 266 MHz Clock Operation  
Output to Output Skew: 30 ps (Max.)  
Device to Device Skew 250 ps (Max.)  
Propagation Delay 2.0 ns (Max.)  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
Operating range: V = 3.3 5% V( 3.135 to 3.465 V)  
CC  
(Note: Microdot may be in either location)  
Additive Phase Jitter, RMS: 62 fs (Typ)  
Synchronous Clock Enable Control  
Industrial Temp. Range (40°C to 85°C)  
PbFree TSSOP20 Package  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 7 of this data sheet.  
These are PbFree Devices  
Figure 1. Simplified Logic Diagram  
© Semiconductor Components Industries, LLC, 2011  
1
Publication Order Number:  
November, 2011 Rev. 2  
NB3N853501E/D  

NB3N853501EDTR2G 替代型号

型号 品牌 替代类型 描述 数据表
NB3N853501EDTG ONSEMI

完全替代

Differential Clock Fanout Buffer Outputs
CDCLVD1208RHDT TI

功能相似

2:8 Low Additive Jitter LVDS Buffer
CDCLVD1204RGTT TI

功能相似

2:4 Low Additive Jitter LVDS Buffer

与NB3N853501EDTR2G相关器件

型号 品牌 获取价格 描述 数据表
NB3N853531E ONSEMI

获取价格

3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer
NB3N853531EDTG ONSEMI

获取价格

3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer
NB3N853531EDTR2G ONSEMI

获取价格

3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer
NB3RL02 ONSEMI

获取价格

Low Phase-Noise Two-Channel Clock Fanout Buffer
NB3RL02FCT2G ONSEMI

获取价格

Low Phase-Noise Two-Channel Clock Fanout Buffer
NB3U1548C ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U1548C_17 ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U1548CDG ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U1548CDR2G ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U1548CDTR2G ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer