5秒后页面跳转
NB3V1102CDTR2G PDF预览

NB3V1102CDTR2G

更新时间: 2024-11-24 00:49:59
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
13页 332K
描述
LVCMOS Low Skew Fanout Buffer Family

NB3V1102CDTR2G 数据手册

 浏览型号NB3V1102CDTR2G的Datasheet PDF文件第2页浏览型号NB3V1102CDTR2G的Datasheet PDF文件第3页浏览型号NB3V1102CDTR2G的Datasheet PDF文件第4页浏览型号NB3V1102CDTR2G的Datasheet PDF文件第5页浏览型号NB3V1102CDTR2G的Datasheet PDF文件第6页浏览型号NB3V1102CDTR2G的Datasheet PDF文件第7页 
NB3V110xC Series  
3.3V/2.5V/1.8V LVCMOS  
Low Skew Fanout Buffer  
Family  
Description  
www.onsemi.com  
The NB3V110xC are a modular, high−performance, low−skew,  
general purpose LVCMOS clock buffer family. The family of devices  
is designed with a modular approach. Four different fan−out  
variations, 1:2, 1:3, 1:4, 1:6 and 1:8, are available. All of the devices  
are pin compatible to each other for easy handling. All family  
members share the same high performing characteristics like low  
additive jitter, low skew, and wide operating temperature range. The  
NB3V110xC supports an asynchronous output enable control (OE)  
which switches the outputs into a low state when OE is low. The  
NB3V110xC devices operate in a 3.3 V, 2.5 V and 1.8 V environment  
and are characterized for operation from −40°C to 105°C.  
TSSOP−8  
DT SUFFIX  
CASE 948S  
TSSOP−14  
DT SUFFIX  
CASE 948G  
TSSOP−16  
DT SUFFIX  
CASE 948F  
WDFN8, 2x2  
MT SUFFIX  
CASE 511AT  
Features  
Operating Temperature Range: –40°C to 105°C  
High−Performance 1:2, 1:3, 1:4, 1:6, 1:8 LVCMOS Clock Buffer  
Available in 8−, 14−, 16−Pin TSSOP and WDFN8 Packages  
Very Low Output−to−Output Skew < 50 ps  
Very Low Additive Jitter < 200 fs  
MARKING DIAGRAMS  
8
16  
14  
1108  
1106  
10x  
YWW  
AG  
V
ALYWG  
G
V
ALYWG  
G
Supply Voltage: 3.3 V, 2.5 V or 1.8 V  
f  
= 250 MHz for 3.3 V; f  
= 133 MHz for 1.8 V  
= 180 MHz for 2.5 V;  
max  
max  
f
1
max  
1
1
These Devices are Pb−Free and are RoHS Compliant  
TSSOP−8  
TSSOP−14  
TSSOP−16  
BLOCK DIAGRAM  
1
0X MG  
LV  
CMOS  
LV  
CMOS  
Q0  
Q1  
Q2  
Q3  
CLKIN  
G
LV  
CMOS  
WDFN8  
A
M
L
= Assembly Location  
= Date Code  
= Wafer Lot  
LV  
CMOS  
Y
= Year  
LV  
CMOS  
W, WW = Work Week  
G
= Pb−Free Package  
S
S
(Note: Microdot may be in either location)  
S
LV  
CMOS  
ORDERING INFORMATION  
See detailed ordering, marking and shipping information on  
page 9 of this data sheet.  
Qn  
OE  
© Semiconductor Components Industries, LLC, 2017  
1
Publication Order Number:  
January, 2017 − Rev. 3  
NB3V1102C/D  

与NB3V1102CDTR2G相关器件

型号 品牌 获取价格 描述 数据表
NB3V1102CMTTBG ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family
NB3V1103C ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family
NB3V1103CDTR2G ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family
NB3V1103CMTTBG ONSEMI

获取价格

3.3V/2.5V/1.8V LVCMOS Low Skew Fanout Buffer Family
NB3V1104C ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family
NB3V1104CDTR2G ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family
NB3V1104CMTTBG ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family
NB3V1106C ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family
NB3V1106CDTR2G ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family
NB3V1108C ONSEMI

获取价格

LVCMOS Low Skew Fanout Buffer Family