5秒后页面跳转
NB3N853531EDTR2G PDF预览

NB3N853531EDTR2G

更新时间: 2024-11-27 01:12:59
品牌 Logo 应用领域
安森美 - ONSEMI 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
9页 251K
描述
3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer

NB3N853531EDTR2G 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:TSSOP包装说明:TSSOP,
针数:20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:5.73
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm湿度敏感等级:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
主时钟/晶体标称频率:266 MHz座面最大高度:1.2 mm
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

NB3N853531EDTR2G 数据手册

 浏览型号NB3N853531EDTR2G的Datasheet PDF文件第2页浏览型号NB3N853531EDTR2G的Datasheet PDF文件第3页浏览型号NB3N853531EDTR2G的Datasheet PDF文件第4页浏览型号NB3N853531EDTR2G的Datasheet PDF文件第5页浏览型号NB3N853531EDTR2G的Datasheet PDF文件第6页浏览型号NB3N853531EDTR2G的Datasheet PDF文件第7页 
NB3N853531E  
3.3 V Xtal or  
LVTTL/LVCMOS Input 2:1  
MUX to 1:4 LVPECL Fanout  
Buffer  
http://onsemi.com  
MARKING  
Description  
The NB3N853531E is a low skew 3.3 V supply 1:4 clock  
distribution fanout buffer. An input MUX selects either a  
Fundamental Parallel Mode Crystal or a LVCMOS/LVTTL Clock by  
using the CLK_SEL pin (HIGH for Crystal, LOW for Clock) with  
LVCMOS / LVTTL levels.  
The single ended CLK input is translated to four LVPECL Outputs.  
Using the crystal input, the NB3N853531E can be a Clock Generator.  
A CLK_EN pin can enable or disable the outputs synchronously to  
eliminate runt pulses using LVCMOS/LVTTL levels (HIGH to enable  
outputs, LOW to disable outputs).  
DIAGRAM  
NB3N  
531E  
ALYWG  
G
TSSOP20  
DT SUFFIX  
CASE 948E  
Features  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
Four Differential 3.3 V LVPECL Outputs  
Selectable Crystal or LVCMOS/LVTTL CLOCK Inputs  
Up to 266 MHz Clock Operation  
Output to Output Skew: 30 ps (Max)  
Device to Device Skew 200 ps (Max)  
Propagation Delay 1.8 ns (Max)  
(Note: Microdot may be in either location)  
Operating Range: V = 3.3 5% V( 3.135 to 3.465 V)  
CC  
ORDERING INFORMATION  
See detailed ordering and shipping information in the  
package dimensions section on page 7 of this data sheet.  
Additive Phase Jitter, RMS: 0.053 ps (Typ)  
Synchronous Clock Enable Control  
Industrial Temp. Range (40°C to 85°C)  
PbFree TSSOP20 Package  
Ambient Operating Temperature Range 40°C to +85°C  
These are PbFree Devices  
Pullup  
CLK_EN  
D
Q
Q0  
Q0  
Pulldown  
CLK  
0
Q1  
Q1  
XTAL_IN  
1
OSC  
XTAL_OUT  
Q2  
Q2  
Pulldown  
CLK_SEL  
Q3  
Q3  
Figure 1. Simplified Logic Diagram  
© Semiconductor Components Industries, LLC, 2012  
1
Publication Order Number:  
March, 2012 Rev. 6  
NB3N853531E/D  

NB3N853531EDTR2G 替代型号

型号 品牌 替代类型 描述 数据表
NB3N853531EDTG ONSEMI

完全替代

3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer

与NB3N853531EDTR2G相关器件

型号 品牌 获取价格 描述 数据表
NB3RL02 ONSEMI

获取价格

Low Phase-Noise Two-Channel Clock Fanout Buffer
NB3RL02FCT2G ONSEMI

获取价格

Low Phase-Noise Two-Channel Clock Fanout Buffer
NB3U1548C ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U1548C_17 ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U1548CDG ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U1548CDR2G ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U1548CDTR2G ONSEMI

获取价格

Skew Over Voltage Tolerant Fanout Buffer
NB3U23C ONSEMI

获取价格

1.2 V Dual Channel CMOS Buffer / Translator
NB3U23C_14 ONSEMI

获取价格

1.2 V Dual Channel CMOS Buffer / Translator
NB3U23CMNTAG ONSEMI

获取价格

1.2 V Dual Channel CMOS Buffer / Translator