5秒后页面跳转
NB3N3020DTGEVB PDF预览

NB3N3020DTGEVB

更新时间: 2024-10-02 01:23:23
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
9页 136K
描述
3.3 V, LVPECL/LVCMOS Clock Multiplier

NB3N3020DTGEVB 数据手册

 浏览型号NB3N3020DTGEVB的Datasheet PDF文件第2页浏览型号NB3N3020DTGEVB的Datasheet PDF文件第3页浏览型号NB3N3020DTGEVB的Datasheet PDF文件第4页浏览型号NB3N3020DTGEVB的Datasheet PDF文件第5页浏览型号NB3N3020DTGEVB的Datasheet PDF文件第6页浏览型号NB3N3020DTGEVB的Datasheet PDF文件第7页 
NB3N3020  
3.3 V, LVPECL/LVCMOS  
Clock Multiplier  
Description  
The NB3N3020 is a high precision, low phase noise selectable clock  
multiplier. The device takes a 5 – 27 MHz fundamental mode parallel  
resonant crystal or a 2 210 MHz LVCMOS single ended clock source  
and generates a differential LVPECL output and a single ended  
LVCMOS/LVTTL output at a selectable clock output frequency which  
is a multiple of the input clock frequency. Three trilevel (Low, Mid,  
High) LVCMOS/LVTTL single ended select pins set one of 26  
possible clock multipliers. The LVCMOS/LVTTL output enable  
(OE1) tristates the LVCMOS/LVTTL clock output (CLK1) when  
low. When the LVTTL/LVCMOS output enable (OE2) is LOW,  
LVPECL CLK2 is forced LOW and LVPECL CLK2 is forced HIGH.  
This device is housed in 5 mm x 4.4 mm narrow body TSSOP 16 pin  
package.  
http://onsemi.com  
MARKING  
DIAGRAM  
16  
16  
NB3N  
3020  
ALYWG  
G
1
TSSOP16  
DT SUFFIX  
CASE 948F  
1
A
L
= Assembly Location  
= Wafer Lot  
Y
W
G
= Year  
= Work Week  
= PbFree Package  
Features  
Selectable Clock Multiplier  
External Loop Filter is Not Required  
LVPECL Differential Output  
LVCMOS/ LVTTL Outputs  
RMS Period Jitter of 5 ps  
(*Note: Microdot may be in either location)  
PIN CONFIGURATION  
1
16  
VDD  
X1/CLK  
X2  
OE2  
Jitter or Low Phase Noise at 125 MHz [25 MHz Input]:  
VDD  
CLK2  
CLK2  
GND  
VDD  
CLK1  
GND  
Offset  
100 Hz  
1 kHz  
10 kHz  
100 kHz  
1 MHz  
10 MHz  
Noise Power  
95 dBc/Hz  
107 dBc/Hz  
112 dBc/Hz  
117 dBc/Hz  
117 dBc/Hz  
134 dBc/Hz  
Sel2  
Sel1  
Sel0  
OE1  
GND  
(Top View)  
Operating Range 3.3 V 10%  
Industrial Temperature Range 40°C to +85°C  
These are PbFree Devices  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 7 of this data sheet.  
© Semiconductor Components Industries, LLC, 2014  
1
Publication Order Number:  
January, 2014 Rev. 4  
NB3N3020/D  

与NB3N3020DTGEVB相关器件

型号 品牌 获取价格 描述 数据表
NB3N3020DTR2G ONSEMI

获取价格

3.3 V, LV-PECL/LV-CMOS Clock Multiplier
NB3N401S ONSEMI

获取价格

3.3 V Quad Channel Half‐Duplex M-LVDS Drive
NB3N401SMNTXG ONSEMI

获取价格

3.3 V Quad Channel Half‐Duplex M-LVDS Drive
NB3N4666C ONSEMI

获取价格

3.3 V Quad LVCMOS Differential Line Receiver Translator
NB3N4666C_17 ONSEMI

获取价格

3.3 V Quad LVCMOS Differential Line Receiver Translator
NB3N4666CDTR2G ONSEMI

获取价格

3.3 V Quad LVCMOS Differential Line Receiver Translator
NB3N501 ONSEMI

获取价格

3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier
NB3N501DG ONSEMI

获取价格

3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier
NB3N501DR2G ONSEMI

获取价格

3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier
NB3N502 ONSEMI

获取价格

14 MHz to 190 MHz PLL Clock Multiplier