5秒后页面跳转
NB3N501 PDF预览

NB3N501

更新时间: 2024-11-23 12:22:47
品牌 Logo 应用领域
安森美 - ONSEMI 时钟
页数 文件大小 规格书
6页 139K
描述
3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier

NB3N501 数据手册

 浏览型号NB3N501的Datasheet PDF文件第2页浏览型号NB3N501的Datasheet PDF文件第3页浏览型号NB3N501的Datasheet PDF文件第4页浏览型号NB3N501的Datasheet PDF文件第5页浏览型号NB3N501的Datasheet PDF文件第6页 
NB3N501  
3.3V / 5.0V 13 MHz to  
160 MHz PLL Clock  
Multiplier  
Description  
http://onsemi.com  
MARKING DIAGRAM  
The NB3N501 is a clock multiplier that will generate one of nine  
selectable output multiples of an input frequency via two 3level  
select inputs (S0, S1). It accepts a standard fundamental mode crystal  
or an external reference clock signal. PhaseLockedLoop (PLL)  
design techniques are used to produce a low jitter, TTL level clock  
output up to 160 MHz with a 50% duty cycle. An Output Enable (OE)  
pin is provided, and when asserted low, the clock output goes into  
tristate (high impedance). The NB3N501 is commonly used in  
electronic systems as a cost efficient replacement for crystal  
oscillators  
8
8
1
3N501  
ALYWG  
G
SOIC8  
D SUFFIX  
CASE 751  
1
3N501 = Specific Device Code  
A
L
= Assembly Location  
= Wafer Lot  
Y
W
G
= Year  
= Work Week  
= PbFree Package  
Features  
Clock Output Frequencies up to 160 MHz  
Nine Selectable Multipliers of the Input Frequency  
Operating Range: V = 3.3 V ± 10% or 5.0 V ± 5%  
Low Jitter Output of 25 ps One Sigma (rms)  
Zero ppm Clock Multiplication Error  
45% 55% Output Duty Cycle  
DD  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
TTL/CMOS Output with 25 mA TTL Level Drive  
Crystal Reference Input Range of 5 27 MHz  
Input Clock Frequency Range of 2 50 MHz  
OE, Output Enable with TriState Output  
8Pin SOIC  
Industrial Temperature Range 40°C to +85°C  
These are PbFree Devices  
V
DD  
X1/ICLK  
Crystal  
crystal or  
clock  
TTL/  
CMOS  
Output  
÷ P  
Phase  
Detector  
Charge  
Pump  
Oscillator  
VCO  
CLKOUT  
C
C
LX1  
LX2  
X2  
Multiplier  
Select  
Feedback  
÷ M  
S1 S0  
OE  
GND  
Figure 1. NB3N501 Logic Diagram  
© Semiconductor Components Industries, LLC, 2012  
1
Publication Order Number:  
May, 2012 Rev. 1  
NB3N501/D  

与NB3N501相关器件

型号 品牌 获取价格 描述 数据表
NB3N501DG ONSEMI

获取价格

3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier
NB3N501DR2G ONSEMI

获取价格

3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier
NB3N502 ONSEMI

获取价格

14 MHz to 190 MHz PLL Clock Multiplier
NB3N502DEVB ONSEMI

获取价格

NB3N502 Evaluation Board
NB3N502DG ONSEMI

获取价格

14 MHz to 190 MHz PLL Clock Multiplier
NB3N502DR2G ONSEMI

获取价格

14 MHz to 190 MHz PLL Clock Multiplier
NB3N508S ONSEMI

获取价格

3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output
NB3N508S_06 ONSEMI

获取价格

3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output
NB3N508SDTG ONSEMI

获取价格

3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output
NB3N508SDTR2G ONSEMI

获取价格

3.3V, 216 MHz PureEdge VCXO Clock Generator with M−LVDS Output