5秒后页面跳转
NB3N2302DR2G PDF预览

NB3N2302DR2G

更新时间: 2024-11-24 01:21:15
品牌 Logo 应用领域
安森美 - ONSEMI 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
7页 135K
描述
Frequency Multiplier

NB3N2302DR2G 技术参数

是否无铅: 不含铅生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.78系列:3N
输入调节:STANDARDJESD-30 代码:R-PDSO-G8
JESD-609代码:e3长度:4.9 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER最大I(ol):0.012 A
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:8
实输出次数:2最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3/5 V
Prop。Delay @ Nom-Sup:0.35 ns传播延迟(tpd):0.35 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.25 ns
座面最大高度:1.75 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.9 mm最小 fmax:133 MHz
Base Number Matches:1

NB3N2302DR2G 数据手册

 浏览型号NB3N2302DR2G的Datasheet PDF文件第2页浏览型号NB3N2302DR2G的Datasheet PDF文件第3页浏览型号NB3N2302DR2G的Datasheet PDF文件第4页浏览型号NB3N2302DR2G的Datasheet PDF文件第5页浏览型号NB3N2302DR2G的Datasheet PDF文件第6页浏览型号NB3N2302DR2G的Datasheet PDF文件第7页 
NB3N2302  
3.3V / 5V 5MHz to 133MHz  
Frequency Multiplier and  
Zero Delay Buffer  
Description  
http://onsemi.com  
MARKING DIAGRAM  
The NB3N2302 is a versatile Zero Delay Buffer that operates from  
5 MHz to 133 MHz with a 3.3 V or 5 V power supply. It accepts a  
reference input and drives a B1 and a B2 clock output. The  
NB3N2302 has an onchip PLL which locks to the input reference  
clock presented on the REF_IN pin. The PLL feedback is required to  
be driven to the FBIN pin and can be obtained by connecting either the  
OUT1 or OUT2 pin to the FBIN pin.  
8
8
1
3N2302  
ALYWG  
G
SOIC8  
D SUFFIX  
CASE 751  
1
The Function Select inputs control the various multiplier output  
frequency combinations as shown in Table 1.  
2302  
= Specific Device Code  
= Assembly Location  
= Wafer Lot  
A
L
Features  
Y
W
G
= Year  
= Work Week  
= PbFree Package  
Output Frequency Range: 5 MHz to 133 MHz  
Two LVTTL/LVCMOS Outputs  
65 ps Typical Jitter OUT2  
115 ps Typical Jitter OUT1  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
25 ps Typical OutputtoOutput Skew  
Operating Voltage Range: V = 3.3 V $5% or 5 V $10%  
DD  
Clock Multiplication of the Reference Input Frequency, See Table 1  
for Options  
Packaged in 8Pin SOIC  
40°C to +85°C Ambient Operating Temperature Range  
Ideal for PCIX and Networking Clocks  
These are PbFree Devices  
External feedback connection  
to OUT1 or OUT2, not both  
FBIN  
FS0  
Select Input  
Decoding  
FS1  
OUT1  
OUT2  
PLL  
REF_IN  
÷2  
Figure 1. Simplified Logic Diagram  
© Semiconductor Components Industries, LLC, 2011  
1
Publication Order Number:  
October, 2011 Rev. 1  
NB3N2302/D  
 

NB3N2302DR2G 替代型号

型号 品牌 替代类型 描述 数据表
NB3N2302DG ONSEMI

类似代替

Zero Delay Buffer, 5 MHz - 133 MHz Frequency Multiplier, 3.3 V / 5.0 V, SOIC-8 Narrow Body

与NB3N2302DR2G相关器件

型号 品牌 获取价格 描述 数据表
NB3N2304ND ONSEMI

获取价格

3.3V 1:4 Clock Fanout Buffer
NB3N2304NZ ONSEMI

获取价格

3.3V 1:4 Clock Fanout Buffer
NB3N2304NZ_07 ONSEMI

获取价格

3.3V 1:4 Clock Fanout Buffer
NB3N2304NZDTG ONSEMI

获取价格

3.3V 1:4 Clock Fanout Buffer
NB3N2304NZDTR2G ONSEMI

获取价格

3.3V 1:4 Clock Fanout Buffer
NB3N2304NZMNR4G ONSEMI

获取价格

3.3V 1:4 Clock Fanout Buffer
NB3N3001 ONSEMI

获取价格

3.3 V 106.25 MHz/ 212.5 MHz PureEdge Clock Generator with LVPECL Differential Output
NB3N3001DTG ONSEMI

获取价格

3.3 V 106.25 MHz/ 212.5 MHz PureEdge Clock Generator with LVPECL Differential Output
NB3N3001DTR2G ONSEMI

获取价格

3.3 V 106.25 MHz/ 212.5 MHz PureEdge Clock Generator with LVPECL Differential Output
NB3N3002 ONSEMI

获取价格

3.3V, Crystal-to-HCSL Clock Generator