5秒后页面跳转
MS81V06160 PDF预览

MS81V06160

更新时间: 2024-10-31 22:23:51
品牌 Logo 应用领域
冲电气 - OKI 存储先进先出芯片
页数 文件大小 规格书
18页 269K
描述
(401,408-word ⅴ 16-bit) FIFO memory

MS81V06160 数据手册

 浏览型号MS81V06160的Datasheet PDF文件第2页浏览型号MS81V06160的Datasheet PDF文件第3页浏览型号MS81V06160的Datasheet PDF文件第4页浏览型号MS81V06160的Datasheet PDF文件第5页浏览型号MS81V06160的Datasheet PDF文件第6页浏览型号MS81V06160的Datasheet PDF文件第7页 
This version: Sep. 2000  
Semiconductor  
Preliminary  
MS81V06160  
(401,408-word × 16-bit) FIFO memory  
GENERAL DESCRIPTION  
The MS81V06160 is a 6Mb FIFO (First-In First-Out) memory designed for 401,408-words × 16-bit high-speed  
asynchronous read/write operation.  
The MS81V06160 is best suited for a field memory for digital TVs or LCD panels which require high-speed, large  
memory , and is not designed for high end use in professional graphics systems, which require long term picture  
storage and data storage.  
The MS81V06160 is provided with independent control clocks to support asynchronous read and write operations.  
Different clock rates are also supported, which allow alternate data rates between write and read data streams.  
The first data read operation can be performed after 1600 ns + 4 cycles from read reset and the first data write  
operation is enabled after 1600 ns + 4 cycles from write reset. Thereafter, the high-speed read/write operation is  
possible every cycle time.  
Additionally, a write mask function by IE pin and a read-data skipping function by OE pin implement image data  
processing easily.  
The MS81V06160 provides high speed FIFO (First-in First-out) operation without external refreshing:  
MS81V06160 refreshes its DRAM storage cells automatically, so that it appears fully static to the users.  
Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial access  
operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the  
power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration  
logic.  
The MS81V06160’s function is simple, and similar to a digital delay device whose delay-bit- length is easily set by  
reset timing. The delay length and the number of read delay clocks between write and read, is determined by  
externally controlled write and read reset timings. The MS81V06160 uses a thin and small 70-pin plastic TSOP.  
1/18  

与MS81V06160相关器件

型号 品牌 获取价格 描述 数据表
MS81V06160-15TA OKI

获取价格

FIFO, 392KX16, 12ns, Asynchronous, CMOS, PDSO70, 0.400 INCH, 0.50 MM PITCH, PLASTIC, TSOP2
MS81V10160 OKI

获取价格

(664,320-word x 16-bit) FIFO memory
MS81V26000 OKI

获取价格

1,114,112-Word X 24-Bit Field Memory
MS81V26000-12TB OKI

获取价格

1,114,112-Word X 24-Bit Field Memory
MS81V32321-7TB OKI

获取价格

Memory Circuit, 1MX32, CMOS, PQFP128, 14 X 14 MM, 0.40 MM PITCH, PLASTIC, TQFP-128
MS81V32322-66TB OKI

获取价格

Memory Circuit, 1MX32, CMOS, PQFP128, 14 X 14 MM, 0.40 MM PITCH, PLASTIC, TQFP-128
MS81V32322-7TB OKI

获取价格

Memory Circuit, 1MX32, CMOS, PQFP128, 14 X 14 MM, 0.40 MM PITCH, PLASTIC, TQFP-128
MS820 MCC

获取价格

8 Amp Schottky Barrier Rectifier 20 to 100 Volts
MS820 LUNSURE

获取价格

8Amp schottky barrier rectifier 20to100 volts
MS82000RKXLI-10 MOSAIC

获取价格

SRAM Module, 2MX8, 100ns, CMOS