5秒后页面跳转
MPC9229FA PDF预览

MPC9229FA

更新时间: 2024-09-17 20:00:31
品牌 Logo 应用领域
恩智浦 - NXP 时钟外围集成电路晶体
页数 文件大小 规格书
12页 363K
描述
400MHz, OTHER CLOCK GENERATOR, PQFP32, LQFP-32

MPC9229FA 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:QFP包装说明:LQFP-32
针数:32Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.29JESD-30 代码:S-PQFP-G32
JESD-609代码:e0长度:7 mm
湿度敏感等级:2端子数量:32
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:400 MHz封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):220电源:3.3 V
主时钟/晶体标称频率:20 MHz认证状态:Not Qualified
座面最大高度:1.6 mm子类别:Clock Generators
最大压摆率:100 mA最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

MPC9229FA 数据手册

 浏览型号MPC9229FA的Datasheet PDF文件第2页浏览型号MPC9229FA的Datasheet PDF文件第3页浏览型号MPC9229FA的Datasheet PDF文件第4页浏览型号MPC9229FA的Datasheet PDF文件第5页浏览型号MPC9229FA的Datasheet PDF文件第6页浏览型号MPC9229FA的Datasheet PDF文件第7页 
Order Number: MPC9229/D  
Rev 1 03/2003  
MOTOROLA  
Freescale Semiconductor, Inc.  
SEMICONDUCTOR TECHNICAL DATA  
400 MHz Low Voltage PECL  
Clock Synthesizer  
MPC9229  
The MPC9229 is a 3.3V compatible, PLL based clock synthesizer  
targeted for high performance clock generation in mid-range to  
high-performance telecom, networking and computing applications. With  
output frequencies from 25 MHz to 400 MHz and the support of differential  
PECL output signals the device meets the needs of the most demanding  
clock applications.  
400 MHZ LOW VOLTAGE  
CLOCK SYNTHESIZER  
Features  
25 MHz to 400 MHz synthesized clock output signal  
Differential PECL output  
LVCMOS compatible control inputs  
On-chip crystal oscillator for reference frequency generation  
3.3V power supply  
Fully integrated PLL  
Minimal frequency overshoot  
Serial 3-wire programming interface  
Parallel programming interface for power-up  
32 lead LQFP and 28 PLCC packaging  
SiGe Technology  
FN SUFFIX  
28--LEAD PLCC PACKAGE  
CASE 776  
Ambient temperature range 0°C to +70°C  
Pin and function compatible to the MC12429  
Functional Description  
FA SUFFIX  
32 LEAD LQFP PACKAGE  
CASE 873A  
The internal crystal oscillator uses the external quartz crystal as the  
basis of its frequency reference. The frequency of the internal crystal  
oscillator is divided by 16 and then multiplied by the PLL. The VCO within  
the PLL operates over a range of 800 to 1600 MHz. Its output is scaled by  
a divider that is configured by either the serial or parallel interfaces. The  
crystal oscillator frequency f  
post-divider N determine the output frequency.  
, the PLL feedback-divider M and the PLL  
XTAL  
The feedback path of the PLL is internal. The PLL adjusts the VCO output frequency to be 4M times the reference frequency  
by adjusting the VCO control voltage. Note that for some values of M (either too high or too low) the PLL will not achieve phase  
lock. The PLL will be stable if the VCO frequency is within the specified VCO frequency range (800 to 1600 MHz). The M-value  
must be programmed by the serial or parallel interface.  
The PLL post-divider N is configured through either the serial or the parallel interfaces, and can provide one of four division  
ratios (1, 2, 4, or 8). This divider extends performance of the part while providing a 50% duty cycle. The output driver is driven  
differentially from the output divider, and is capable of driving a pair of transmission lines terminated 50to V  
– 2.0V. The  
CC  
positive supply voltage for the internal PLL is separated from the power supply for the core logic and output drivers to minimize  
noise induced jitter.  
The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0]  
inputs to configure the internal counters. It is recommended on system reset to hold the P_LOAD input LOW until power becomes  
valid. On the LOW–to–HIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority over the  
serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs prevent the LVCMOS compatible control  
inputs from floating.  
The serial interface centers on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input.  
The serial input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The  
configuration latches will capture the value of the shift register on the HIGH–to–LOW edge of the S_LOAD input. See the  
programming section for more information. The TEST output reflects various internal node values, and is controlled by the T[2:0]  
bits in the serial data stream. In order to minimize the PLL jitter, it is recommended to avoid active signal on the TEST output.  
For More Information On This Product,  
Go to: www.freescale.com  
Motorola, Inc. 2003  

与MPC9229FA相关器件

型号 品牌 获取价格 描述 数据表
MPC9229FAR2 IDT

获取价格

Clock Generator, 400MHz, CMOS, PQFP32, LQFP-32
MPC9229FAR2 NXP

获取价格

400MHz, OTHER CLOCK GENERATOR, PQFP32, LQFP-32
MPC9229FN IDT

获取价格

Clock Generator, 400MHz, CMOS, PQCC28, PLASTIC, LCC-28
MPC9229FN MOTOROLA

获取价格

Clock Generator, 400MHz, CMOS, PQCC28, PLASTIC, LCC-28
MPC9229FNR2 MOTOROLA

获取价格

Clock Generator, 400MHz, CMOS, PQCC28, PLASTIC, LCC-28
MPC9229FNR2 NXP

获取价格

400MHz, OTHER CLOCK GENERATOR, PQCC28, PLASTIC, LCC-28
MPC9230 MOTOROLA

获取价格

800 MHz Low Voltage PECL Clock Synthesizer
MPC9230 IDT

获取价格

800MHz Low Voltage PECL Clock Synthesizer
MPC9230AC IDT

获取价格

Clock Generator, 750MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, O.80 MM PITCH, MS-02
MPC9230ACR2 NXP

获取价格

750MHz, OTHER CLOCK GENERATOR, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQF