Order this document
by MCM67Q709A/D
SEMICONDUCTOR TECHNICAL DATA
MCM67Q709A
128K x 9 Bit Separate I/O
Synchronous Fast Static RAM
The MCM67Q709A is a 1,179,648–bit static random access memory, orga-
nized as 131,072 words of 9 bits. It features separate TTL input and output buff-
ers, which drive 3.3 V output levels and incorporates input and output registers
on–board with high speed SRAM. It also features transparent–write and data
pass–through capabilities.
86 BUMP PBGA
CASE 896A–02
The synchronous design allows for precise cycle control with the use of an
external single clock (K). The addresses (A0 – A16), data input (D0 – D8), data
output (Q0 – Q8), write enable (W), chip enable (E), and output enable (G), are
registered in on the rising edge of clock (K).
PIN NAMES
The control pins (E, W, G) function differently in comparison to most synchro-
nous SRAMs. This device will not deselect with E high. The RAM remains active
at all times. If E is registered high, the output pins (Q0 – Q8) will be driven if G
is registered low. The transparent write feature allows the output data to track the
input data. E, G, and W must be asserted to perform a transparent write (write
and pass–through). The input data is available at the ouputs on the next rising
edge of clock (K).
The pass–through function is always enabled. E high disables the write to the
array while allowing a pass–through cycle to occur on the next rising edge of
clock (K). Only a registered G high will three–state the outputs.
The MCM67Q709A is available in an 86–bump surface mount PBGA (Plastic
Ball Grid Array) package.
A0 – A16 . . . . . . . . . . . . . . . . . Address Input
E . . . . . . . . . . . . . . . . . . . . . . . . . Chip Enable
W . . . . . . . . . . . . . . . . . . . . . . . . Write Enable
G . . . . . . . . . . . . . . . . . . . . . . Output Enable
D0 – D8 . . . . . . . . . . . . . . . . . . . . Data Inputs
Q0 – Q8 . . . . . . . . . . . . . . . . . . Data Outputs
K . . . . . . . . . . . . . . . . . . . . . . . . . . Clock Input
SCK . . . . . . . . . . . . . . . . . . Scan Clock Input
SE . . . . . . . . . . . . . . . . . . . . . . . Scan Enable
SDI . . . . . . . . . . . . . . . . . . . . Scan Data Input
SDO . . . . . . . . . . . . . . . . . Scan Data Output
V
V
. . . . . . . . . . . . . . . . + 5 V Power Supply
. . . . . . . . . . . . . . . . . . . . . . . . . . Ground
CC
SS
NC . . . . . . . . . . . . . . . . . . . . . No Connection
•
•
•
•
•
•
•
•
•
•
•
•
Single 5 V ± 5% Power Supply
Fast Cycle Time: 10 ns Max
Single Clock Operation
PIN ASSIGNMENT
TTL Input and Output Levels (Outputs LVTTL Compatible)
Address, Data Input, E, W, G Registers On–Chip
100 MHz Maximum Clock Cycle Time
Self–Timed Write
Separate Data Input and Output Pins
Transparent–Write and Pass–Through
High Output Drive Capability: 50 pF/Output at Rated Access Time
Boundary Scan Implementation
4
5
6
7
8
9
1
2
3
A
B
V
E
W
G
SDI SDO A4
A0
CC
V
V
V
V
A16 A14
D7
K
A6
A2
D8
SS
SS
SS
SS
C
D
E
F
A15 NC
V
V
V
V
Q8
V
SS
SS
SS
SS
V
Q7
V
V
V
Q6 D6
SS
SS
SS
SS
SS
PBGA Package for High Speed Operation
D5
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V V
SS CC
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
V
Q5
D4 Q4
D2 Q2
CC
SS
SS
SS
G
D3
Q3
D1
V
H
V
NC
V
D0
V
SS
SS
J
Q1
A12 A10
V
A9
A8
SE
A5
A7
A1
A3
Q0
SS
K
A13 A11 SCK
V
CC
TOP VIEW
86–BUMP
Not to Scale
REV 2
12/23/97
Motorola, Inc. 1997
MOTOROLA FAST SRAM
MCM67Q709A
1