5秒后页面跳转
MC10131PS PDF预览

MC10131PS

更新时间: 2024-11-12 13:11:15
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路
页数 文件大小 规格书
5页 115K
描述
D Flip-Flop, 2-Func, Master-slave Triggered, ECL, PDIP16

MC10131PS 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.92
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:125000000 Hz
功能数量:2端子数量:16
最高工作温度:85 °C最低工作温度:-30 °C
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:-5.2 V
认证状态:Not Qualified子类别:FF/Latches
表面贴装:NO技术:ECL
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL触发器类型:MASTER-SLAVE
Base Number Matches:1

MC10131PS 数据手册

 浏览型号MC10131PS的Datasheet PDF文件第2页浏览型号MC10131PS的Datasheet PDF文件第3页浏览型号MC10131PS的Datasheet PDF文件第4页浏览型号MC10131PS的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10131 is a dual master–slave type D flip–flop. Asynchronous Set (S)  
and Reset (R) override Clock (C ) and Clock Enable (C ) inputs. Each flip–flop  
C
E
may be clocked separately by holding the common clock in the low state and  
using the enable inputs for the clocking function. If the common clock is to be  
used to clock the flip–flop, the Clock Enable inputs must be in the low state. In  
this case, the enable inputs perform the function of controlling the common  
clock.  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
The output states of the flip–flop change on the positive transition of the  
clock. A change in the information present at the data (D) input will not affect the  
output information at any other time due to master slave construction.  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
FN SUFFIX  
PLCC  
CASE 775–02  
P
= 235 mW typ/pkg (No Load)  
= 160 MHz typ  
= 3.0 ns typ  
D
F
Tog  
t
pd  
t , t = 2.5 ns typ (20%–80%)  
r f  
DIP  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
S1  
D1  
5
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
7
6
2
3
Q1  
Q1  
Q2  
Q2  
R2  
S2  
Q1  
C
E1  
Q1  
R1  
S1  
R1  
4
9
C
C
R2 13  
C
C
E2  
E1  
14  
15  
Q2  
Q2  
C
11  
D2  
D1  
E2  
D2 10  
V
V
V
= PIN 1  
= PIN 16  
= PIN 8  
CC1  
CC2  
EE  
C
C
V
EE  
S2 12  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
CLOCKED TRUTH TABLE  
R–S TRUTH TABLE  
C
L
D
X
L
Q
R
L
S
L
Q
n+1  
n+1  
Q
Q
n
n
H
H
L
L
H
L
H
H
H
H
H
L
C = C + C A clock H is a clock transition from a  
C.  
H
N.D.  
E
low to a high state.  
N.D. = Not Defined  
3/93  
Motorola, Inc. 1996  
REV 5  

与MC10131PS相关器件

型号 品牌 获取价格 描述 数据表
MC10132L MOTOROLA

获取价格

D Latch, 10K Series, 1-Func, Low Level Triggered, 2-Bit, Complementary Output, ECL, CDIP16
MC10132LS MOTOROLA

获取价格

IC,LOGIC MUX,DUAL,2-INPUT,ECL10,DIP,16PIN,CERAMIC
MC10132P MOTOROLA

获取价格

D Latch, 10K Series, 1-Func, Low Level Triggered, 2-Bit, Complementary Output, ECL, PDIP16
MC10132PS MOTOROLA

获取价格

Multiplexer, 2-Func, 2 Line Input, ECL10K, PDIP16
MC10133 MOTOROLA

获取价格

Quad Latch
MC10133FN MOTOROLA

获取价格

10K SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PQCC20, PLASTIC, LCC-20
MC10133FN ONSEMI

获取价格

10K SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PQCC20, PLASTIC, LCC-20
MC10133FNR2 MOTOROLA

获取价格

10K SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PQCC20, PLASTIC, LCC-20
MC10133L MOTOROLA

获取价格

Quad Latch
MC10133L ONSEMI

获取价格

10K SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16