5秒后页面跳转
MC100EPT23DTR2G PDF预览

MC100EPT23DTR2G

更新时间: 2024-11-19 21:53:31
品牌 Logo 应用领域
安森美 - ONSEMI 转换器电平转换器驱动程序和接口锁存器接口集成电路光电二极管
页数 文件大小 规格书
8页 68K
描述
Dual Differential LVPECL to LVTTL Translator

MC100EPT23DTR2G 技术参数

是否无铅:不含铅生命周期:Active
零件包装代码:SOIC包装说明:TSSOP, TSSOP8,.19
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:4 weeks风险等级:0.68
Is Samacsys:N最大延迟:1.8 ns
接口集成电路类型:PECL TO TTL TRANSLATORJESD-30 代码:S-PDSO-G8
JESD-609代码:e3长度:3 mm
湿度敏感等级:3位数:1
功能数量:2端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出锁存器或寄存器:NONE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP8,.19封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Level Translators
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3 mm
Base Number Matches:1

MC100EPT23DTR2G 数据手册

 浏览型号MC100EPT23DTR2G的Datasheet PDF文件第2页浏览型号MC100EPT23DTR2G的Datasheet PDF文件第3页浏览型号MC100EPT23DTR2G的Datasheet PDF文件第4页浏览型号MC100EPT23DTR2G的Datasheet PDF文件第5页浏览型号MC100EPT23DTR2G的Datasheet PDF文件第6页浏览型号MC100EPT23DTR2G的Datasheet PDF文件第7页 
MC100EPT23  
3.3VꢀDual Differential  
LVPECL/LVDS to LVTTL  
Translator  
The MC100EPT23 is a dual differential LVPECL/LVDS to LVTTL  
translator. Because LVPECL (Positive ECL) or LVDS levels are used,  
only +3.3 V and ground are required. The small outline 8-lead package  
and the dual gate design of the EPT23 makes it ideal for applications  
which require the translation of a clock and a data signal.  
http://onsemi.com  
MARKING  
DIAGRAMS*  
The EPT23 is available in only the ECL 100K standard. Since there  
are no LVPECL outputs or an external V reference, the EPT23 does  
8
BB  
not require both ECL standard versions. The LVPECL/LVDS inputs  
are differential. Therefore, the MC100EPT23 can accept any standard  
KPT23  
ALYW  
SOIC−8  
D SUFFIX  
CASE 751  
8
differential LVPECL/LVDS input referenced from a V of +3.3 V.  
CC  
1
1
1
1.5 ns Typical Propagation Delay  
Maximum Operating Frequency > 275 MHz  
24 mA LVTTL Outputs  
8
TSSOP−8  
DT SUFFIX  
CASE 948R  
KA23  
ALYW  
8
Operating Range: V = 3.0 V to 3.6 V with GND = 0 V  
CC  
1
Pb−Free Packages are Available  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
Semiconductor Components Industries, LLC, 2005  
1
Publication Order Number:  
February, 2005 − Rev. 11  
MC100EPT23/D  

MC100EPT23DTR2G 替代型号

型号 品牌 替代类型 描述 数据表
MC100EPT23DG ONSEMI

完全替代

Dual Differential LVPECL to LVTTL Translator
MC100EPT23DTG ONSEMI

完全替代

Dual Differential LVPECL to LVTTL Translator
MC100LVELT23DTRG ONSEMI

完全替代

3.3 V Dual Differential LVPECL/LVDS to LVTTL Translator

与MC100EPT23DTR2G相关器件

型号 品牌 获取价格 描述 数据表
MC100EPT23MNR4 ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT23MNR4G ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT24 ONSEMI

获取价格

LVTTL/LVCOMS to Differential LVECL Translator
MC100EPT24_06 ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24D ONSEMI

获取价格

LVTTL/LVCOMS to Differential LVECL Translator
MC100EPT24DG ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24DR2 ONSEMI

获取价格

LVTTL/LVCOMS to Differential LVECL Translator
MC100EPT24DR2G ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24DT ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24DTG ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator