5秒后页面跳转
MC100EPT23MNR4G PDF预览

MC100EPT23MNR4G

更新时间: 2024-11-24 05:22:23
品牌 Logo 应用领域
安森美 - ONSEMI 转换器电平转换器驱动程序和接口锁存器接口集成电路光电二极管
页数 文件大小 规格书
8页 86K
描述
3.3V Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

MC100EPT23MNR4G 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:DFN包装说明:HVSON, SOLCC8,.08,20
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:1.13
Is Samacsys:N最大延迟:1.8 ns
接口集成电路类型:PECL TO TTL TRANSLATORJESD-30 代码:S-PDSO-N8
长度:2 mm湿度敏感等级:1
位数:1功能数量:2
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C输出锁存器或寄存器:NONE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:HVSON封装等效代码:SOLCC8,.08,20
封装形状:SQUARE封装形式:SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1 mm
子类别:Level Translators最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Nickel/Gold/Palladium (Ni/Au/Pd)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:2 mmBase Number Matches:1

MC100EPT23MNR4G 数据手册

 浏览型号MC100EPT23MNR4G的Datasheet PDF文件第2页浏览型号MC100EPT23MNR4G的Datasheet PDF文件第3页浏览型号MC100EPT23MNR4G的Datasheet PDF文件第4页浏览型号MC100EPT23MNR4G的Datasheet PDF文件第5页浏览型号MC100EPT23MNR4G的Datasheet PDF文件第6页浏览型号MC100EPT23MNR4G的Datasheet PDF文件第7页 
MC100EPT23  
3.3VꢀDual Differential  
LVPECL/LVDS/CML to  
LVTTL/LVCMOS Translator  
The MC100EPT23 is a dual differential LVPECL/LVDS/CML to  
LVTTL/LVCMOS translator. Because LVPECL (Positive ECL),  
LVDS, and positive CML input levels and LVTTL/LVCMOS output  
levels are used, only +3.3 V and ground are required. The small  
outline 8-lead SOIC package and the dual gate design of the EPT23  
makes it ideal for applications which require the translation of a clock  
or data signal.  
http://onsemi.com  
MARKING  
DIAGRAMS*  
8
SOIC−8  
D SUFFIX  
CASE 751  
The EPT23 is available in only the ECL 100K standard. Since there  
KPT23  
ALYW  
G
are no LVPECL outputs or an external V reference, the EPT23 does  
8
BB  
not require both ECL standard versions. The LVPECL/LVDS inputs  
are differential. Therefore, the MC100EPT23 can accept any standard  
1
1
8
differential LVPECL/LVDS input referenced from a V of +3.3 V.  
CC  
Features  
TSSOP−8  
DT SUFFIX  
CASE 948R  
KA23  
8
1.5 ns Typical Propagation Delay  
ALYWG  
1
G
Maximum Operating Frequency > 275 MHz  
LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs  
24 mA LVTTL Outputs  
1
Operating Range: V = 3.0 V to 3.6 V with GND = 0 V  
Pb−Free Packages are Available  
CC  
DFN8  
MN SUFFIX  
CASE 506AA  
1
4
A
L
= Assembly Location  
= Wafer Lot  
Y
W
M
G
= Year  
= Work Week  
= Date Code  
= Pb−Free Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 − Rev. 15  
MC100EPT23/D  

与MC100EPT23MNR4G相关器件

型号 品牌 获取价格 描述 数据表
MC100EPT24 ONSEMI

获取价格

LVTTL/LVCOMS to Differential LVECL Translator
MC100EPT24_06 ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24D ONSEMI

获取价格

LVTTL/LVCOMS to Differential LVECL Translator
MC100EPT24DG ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24DR2 ONSEMI

获取价格

LVTTL/LVCOMS to Differential LVECL Translator
MC100EPT24DR2G ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24DT ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24DTG ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24DTR2 ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator
MC100EPT24DTR2G ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVECL Translator