5秒后页面跳转
MC100EPT25MNR4G PDF预览

MC100EPT25MNR4G

更新时间: 2024-11-24 05:22:23
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
9页 139K
描述
−3.3V / −5V Differential ECL to +3.3V LVTTL Translator

MC100EPT25MNR4G 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:DFN包装说明:HVSON, SOLCC8,.08,20
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.13
其他特性:LVECL TO ECL TRANSALATION ALSO POSSIBLE最大延迟:1.6 ns
接口集成电路类型:ECL TO TTL TRANSLATORJESD-30 代码:S-XDSO-N8
长度:2 mm湿度敏感等级:1
标称负供电电压:-3.3 V位数:1
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出锁存器或寄存器:NONE输出极性:TRUE
封装主体材料:UNSPECIFIED封装代码:HVSON
封装等效代码:SOLCC8,.08,20封装形状:SQUARE
封装形式:SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:-4.5 V认证状态:Not Qualified
座面最大高度:1 mm子类别:Level Translators
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Nickel/Gold/Palladium (Ni/Au/Pd)端子形式:NO LEAD
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:2 mm
Base Number Matches:1

MC100EPT25MNR4G 数据手册

 浏览型号MC100EPT25MNR4G的Datasheet PDF文件第2页浏览型号MC100EPT25MNR4G的Datasheet PDF文件第3页浏览型号MC100EPT25MNR4G的Datasheet PDF文件第4页浏览型号MC100EPT25MNR4G的Datasheet PDF文件第5页浏览型号MC100EPT25MNR4G的Datasheet PDF文件第6页浏览型号MC100EPT25MNR4G的Datasheet PDF文件第7页 
MC100EPT25  
−3.3V / −5VꢀDifferential ECL  
to +3.3V LVTTL Translator  
Description  
The MC100EPT25 is a Differential ECL to LVTTL translator. This  
device requires +3.3 V, 3.3 V to 5.2 V, and ground. The small  
outline 8lead package and the single gate of the EPT25 make it ideal  
for applications which require the translation of a clock or data signal.  
http://onsemi.com  
MARKING DIAGRAMS*  
The V output allows the EPT25 to also be used in a singleended  
BB  
input mode. In this mode the V output is tied to the D input for a  
inverting buffer or the D input for a noninverting buffer. If used, the  
BB  
8
8
KPT25  
ALYW  
G
1
V
BB  
pin should be bypassed to ground with at least a 0.01 mF  
capacitor.  
SOIC8  
D SUFFIX  
CASE 751  
1
Features  
1.1 ns Typical Propagation Delay  
Maximum Frequency > 275 MHz Typical  
8
1
8
Operating Range: V = 3.0 V to 3.6 V;  
CC  
1
KP25  
V
EE  
= 5.5 V to 3.0 V; GND = 0 V  
ALYWG  
24 mA TTL Outputs  
Q Output Will Default LOW with Inputs Open or at V  
TSSOP8  
DT SUFFIX  
CASE 948R  
G
EE  
V Output  
BB  
Open Input Default State  
Safety Clamp on Inputs  
PbFree Packages are Available  
1
4
DFN8  
MN SUFFIX  
CASE 506AA  
A
L
= Assembly Location  
= Wafer Lot  
Y
W
M
G
= Year  
= Work Week  
= Date Code  
= PbFree Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 Rev. 14  
MC100EPT25/D  

与MC100EPT25MNR4G相关器件

型号 品牌 获取价格 描述 数据表
MC100EPT26 ONSEMI

获取价格

1:2 Fanout Differential LVPECL to LVTTL Translator
MC100EPT26_06 ONSEMI

获取价格

3.3V 1:2 Fanout Differential LVPECL/LVDS to LVTTL Translator
MC100EPT26_16 ONSEMI

获取价格

3.3V 1:2 Fanout Differential LVPECL/LVDS to LVTTL Translator
MC100EPT26D ONSEMI

获取价格

1:2 Fanout Differential LVPECL to LVTTL Translator
MC100EPT26DG ONSEMI

获取价格

3.3V 1:2 Fanout Differential LVPECL/LVDS to LVTTL Translator
MC100EPT26DR2 ONSEMI

获取价格

1:2 Fanout Differential LVPECL to LVTTL Translator
MC100EPT26DR2G ONSEMI

获取价格

3.3V 1:2 Fanout Differential LVPECL/LVDS to LVTTL Translator
MC100EPT26DT ONSEMI

获取价格

1:2 Fanout Differential LVPECL to LVTTL Translator
MC100EPT26DTG ONSEMI

获取价格

3.3V 1:2 Fanout Differential LVPECL/LVDS to LVTTL Translator
MC100EPT26DTR2 ONSEMI

获取价格

1:2 Fanout Differential LVPECL to LVTTL Translator