5秒后页面跳转
MC100EPT622FAR2G PDF预览

MC100EPT622FAR2G

更新时间: 2024-11-05 05:22:23
品牌 Logo 应用领域
安森美 - ONSEMI 转换器电平转换器驱动程序和接口锁存器接口集成电路
页数 文件大小 规格书
7页 129K
描述
3.3V LVTTL/LVCMOS to LVPECL Translator

MC100EPT622FAR2G 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LQFP, QFP32,.35SQ,32针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.45Is Samacsys:N
最大延迟:0.875 ns接口集成电路类型:LVTTL/LVCMOS TO LVECL TRANSLATOR
JESD-30 代码:S-XQFP-G32JESD-609代码:e3
长度:7 mm湿度敏感等级:2
位数:1功能数量:10
端子数量:32最高工作温度:85 °C
最低工作温度:-40 °C输出锁存器或寄存器:NONE
输出极性:TRUE封装主体材料:UNSPECIFIED
封装代码:LQFP封装等效代码:QFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Level Translators最大供电电压:3.8 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:7 mmBase Number Matches:1

MC100EPT622FAR2G 数据手册

 浏览型号MC100EPT622FAR2G的Datasheet PDF文件第2页浏览型号MC100EPT622FAR2G的Datasheet PDF文件第3页浏览型号MC100EPT622FAR2G的Datasheet PDF文件第4页浏览型号MC100EPT622FAR2G的Datasheet PDF文件第5页浏览型号MC100EPT622FAR2G的Datasheet PDF文件第6页浏览型号MC100EPT622FAR2G的Datasheet PDF文件第7页 
MC100EPT622  
3.3VꢀLVTTL/LVCMOS to  
LVPECL Translator  
The MC100EPT622 is a 10Bit LVTTL/LVCMOS to LVPECL  
translator. Because LVPECL (Positive ECL) levels are used only +3.3 V  
and ground are required. The device has an ORed enable input which  
can accept either LVPECL (ENPECL) or TTL/LVCMOS inputs  
(ENTTL). If the inputs are left open, they will default to the enable state.  
The device design has been optimized for low channeltochannel skew  
http://onsemi.com  
MARKING  
DIAGRAM*  
Features  
450 ps Typical Propagation Delay  
Maximum Frequency > 1.5 GHz Typical  
PECL Mode  
MC100  
EPT622  
LQFP32  
FA SUFFIX  
CASE 873A  
AWLYYWW  
32  
Operating Range: V = 3.0 V to 3.8 V with V = 0 V  
CC  
EE  
PNP LVTTL Inputs for Minimal Loading  
1
Q Output Will Default HIGH with Inputs Open  
The 100 Series Contains Temperature Compensation.  
PbFree Packages are Available*  
A
= Assembly Location  
= Year  
WL = Wafer Lot  
YY  
WW = Work Week  
*For additional marking information, refer to  
Application Note AND8002/D.  
Table 1. TRUTH TABLE  
ENPECL  
ENTTL  
D
Q
H
X
H
H
H
X
X
H
L
L
H
H
X
L
H
L
L
L
L
X
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 Rev. 4  
MC100EPT622/D  

MC100EPT622FAR2G 替代型号

型号 品牌 替代类型 描述 数据表
MC100EPT622FAG ONSEMI

完全替代

3.3V LVTTL/LVCMOS to LVPECL Translator
MC100EPT622FAR2 ONSEMI

完全替代

3.3V LVTTL/LVCMOS to LVPECL Translator
MC100EPT622FA ONSEMI

完全替代

3.3V LVTTL/LVCMOS to LVPECL Translator

与MC100EPT622FAR2G相关器件

型号 品牌 获取价格 描述 数据表
MC100EPT622MNG ONSEMI

获取价格

3.3V LVTTL/LVCMOS to LVPECL Translator
MC100EPT622MNR4G ONSEMI

获取价格

3.3V LVTTL/LVCMOS to LVPECL Translator
MC100ES6011 MOTOROLA

获取价格

2.5V / 3.3V ECL 1:2 Differential Fanout Buffer
MC100ES6011D MOTOROLA

获取价格

2.5V / 3.3V ECL 1:2 Differential Fanout Buffer
MC100ES6011D NXP

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, MS-012A
MC100ES6011DR2 MOTOROLA

获取价格

2.5V / 3.3V ECL 1:2 Differential Fanout Buffer
MC100ES6011DR2 NXP

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, MS-012A
MC100ES6011DT MOTOROLA

获取价格

Low Skew Clock Driver, 100E Series, 2 True Output(s), 0 Inverted Output(s), ECL, PDSO8, TS
MC100ES6011DTR2 NXP

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, TSSOP-8
MC100ES6011DTR2 MOTOROLA

获取价格

Low Skew Clock Driver, 100E Series, 2 True Output(s), 0 Inverted Output(s), ECL, PDSO8, TS