Datasheet > MC100ES6014EJ

MC100ES6014EJ

更新时间： 2024-11-06 11:10:55

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		时钟驱动器
页数	文件大小	规格书
8页	258K
描述
2.5 V/3.3 V 1:5 Differential ECL/PECL/HSTL/LVDS Clock Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC100ES6014EJ 数据手册

MC100ES6014

Rev 3, 06/2005

Freescale Semiconductor

Technical Data

2.5 V/3.3 V 1:5 Differential

ECL/PECL/HSTL/LVDS Clock Driver

MC100ES6014

The MC100ES6014 is a low skew 1-to-5 differential driver, designed with clock

distribution in mind, accepting two clock sources into an input multiplexer. The

ECL/PECL input signals can be either differential or single-ended (if the V_BB

output is used). HSTL and LVDS inputs can be used when the ES6014 is

operating under PECL conditions.

DT SUFFIX

20-LEAD TSSOP PACKAGE

CASE 948E-03

The ES6014 specifically guarantees low output-to-output skew. Optimal

design, layout, and processing minimize skew within a device and from device to

device.

To ensure that the tight skew specification is realized, both sides of any

differential output need to be terminated identically into 50 Ω even if only one

output is being used. If an output pair is unused, both outputs may be left open

(unterminated) without affecting skew.

The common enable (EN) is synchronous, outputs are enabled/disabled in the

LOW state. This avoids a runt clock pulse when the device is enabled/disabled

as can happen with an asynchronous control. The internal flip flop is clocked on

the falling edge of the input clock; therefore, all associated specification limits are

referenced to the negative edge of the clock input.

EJ SUFFIX

20-LEAD TSSOP PACKAGE

Pb-FREE PACKAGE

CASE 948E-03

The MC100ES6014, as with most other ECL devices, can be operated from a

positive V_CCsupply in PECL mode. This allows the ES6014 to be used for high

performance clock distribution in +3.3 V or +2.5 V systems. Single ended CLK

input pin operation is limited to a V_CC≥ 3.0 V in PECL mode, or V_EE≤ –3.0 V in

ECL mode. Designers can take advantage of the ES6014's performance to

distribute low skew clocks across the backplane or the board.

ORDERING INFORMATION

Device

Package

TSSOP-20

MC100ES6014DT

MC100ES6014DTR2

MC100ES6014EJ

MC100ES6014EJR2

TSSOP-20

TSSOP-20 (Pb-Free)

Features

•

25 ps Within Device Skew

400 ps Typical Propagation Delay

Maximum Frequency > 2 GHz Typical

The 100 Series Contains Temperature Compensation

PECL and HSTL Mode: V_CC= 2.375 V to 3.8 V with V_EE= 0 V

ECL Mode: V_CC= 0 V with V_EE= –2.375 V to –3.8 V

LVDS and HSTL Input Compatible

Open Input Default State

20-Lead Pb-Free Package Available

12 3 4 5 6 7 8

中文翻译

下载PDF

与MC100ES6014EJ相关器件

型号	品牌	获取价格	描述	数据表
MC100ES6014EJR2	FREESCALE	获取价格	2.5 V/3.3 V 1:5 Differential ECL/PECL/HSTL/LVDS Clock Driver
MC100ES6017	FREESCALE	获取价格	3.3V ECL/PECL Quad Differential Receiver
MC100ES6017	ONSEMI	获取价格	3.3V ECL/PECL Quad Differential Receiver
MC100ES6017DW	ONSEMI	获取价格	3.3V ECL/PECL Quad Differential Receiver
MC100ES6017DW	FREESCALE	获取价格	3.3V ECL/PECL Quad Differential Receiver
MC100ES6017DWR2	FREESCALE	获取价格	3.3V ECL/PECL Quad Differential Receiver
MC100ES6017DWR2	ONSEMI	获取价格	3.3V ECL/PECL Quad Differential Receiver
MC100ES6017EG	ONSEMI	获取价格	3.3V ECL/PECL Quad Differential Receiver
MC100ES6017EG	FREESCALE	获取价格	3.3V ECL/PECL Quad Differential Receiver
MC100ES6017EGR2	FREESCALE	获取价格	3.3V ECL/PECL Quad Differential Receiver

与MC100ES6014EJ相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100ES6014EJ

MC100ES6014EJ 数据手册

与MC100ES6014EJ相关器件

与MC100ES6014EJ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100ES6014EJ

MC100ES6014EJ 数据手册

与MC100ES6014EJ相关器件

与MC100ES6014EJ相关文章

您还可以找

您在本页遇到什么问题？