5秒后页面跳转
MAX5891EGK+TD PDF预览

MAX5891EGK+TD

更新时间: 2024-09-12 21:07:59
品牌 Logo 应用领域
美信 - MAXIM 转换器
页数 文件大小 规格书
16页 1515K
描述
D/A Converter, 1 Func, Parallel, Word Input Loading, 0.011us Settling Time, 10 X 10 MM, 0.90 MM HEIGHT, ROHS COMPLIANT, QFN-68

MAX5891EGK+TD 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC68,.4SQ,20针数:68
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:9 weeks
风险等级:5.4最大模拟输出电压:1.1 V
最小模拟输出电压:-1 V转换器类型:D/A CONVERTER
输入位码:OFFSET BINARY输入格式:PARALLEL, WORD
JESD-30 代码:S-XQCC-N68JESD-609代码:e3
长度:10 mm最大线性误差 (EL):0.0058%
湿度敏感等级:3位数:16
功能数量:1端子数量:68
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC68,.4SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:1.8,3.3 V认证状态:Not Qualified
座面最大高度:0.9 mm标称安定时间 (tstl):0.011 µs
子类别:Other Converters标称供电电压:1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:10 mmBase Number Matches:1

MAX5891EGK+TD 数据手册

 浏览型号MAX5891EGK+TD的Datasheet PDF文件第2页浏览型号MAX5891EGK+TD的Datasheet PDF文件第3页浏览型号MAX5891EGK+TD的Datasheet PDF文件第4页浏览型号MAX5891EGK+TD的Datasheet PDF文件第5页浏览型号MAX5891EGK+TD的Datasheet PDF文件第6页浏览型号MAX5891EGK+TD的Datasheet PDF文件第7页 
EVALUATION KIT AVAILABLE  
MAX5891  
16-Bit, 600Msps, High-Dynamic-Performance  
DAC with LVDS Inputs  
General Description  
Features  
600Msps Output Update Rate  
The MAX5891 advanced 16-bit, 600Msps, digital-to-  
analog converter (DAC) meets the demanding perfor-  
mance requirements of signal synthesis applications  
found in wireless base stations and other communications  
applications. Operating from 3.3V and 1.8V supplies, the  
MAX5891 DAC supports update rates of 600Msps using  
high-speed LVDS inputs while consuming only 298mW  
of power and offers exceptional dynamic performance  
such as 80dBc spurious-free dynamic range (SFDR) at  
Low Noise Spectral Density: -163dBFS/Hz at  
f
= 36MHz  
OUT  
Excellent SFDR and IMD Performance  
• SFDR = 80dBc at f  
• SFDR = 71dBc at f  
• IMD = -95dBc at f  
• IMD = -70dBc at f  
= 30MHz (to Nyquist)  
= 130MHz (to Nyquist)  
= 30MHz  
OUT  
OUT  
OUT  
OUT  
= 130MHz  
ACLR = 73dB at f  
= 122.88MHz  
f
= 30MHz.  
OUT  
OUT  
2mA to 20mA Full-Scale Output Current  
LVDS-Compatible Digital Inputs  
The MAX5891 utilizes a current-steering architecture that  
supports a 2mA to 20mA full-scale output current range,  
and produces -2dBm to -22dBm full-scale output signal  
levels with a double-terminated 50Ω load. The MAX5891  
features an integrated 1.2V bandgap reference and  
control amplifier to ensure high-accuracy and low-noise  
performance. A separate reference input (REFIO) allows  
for the use of an external reference source for optimum  
flexibility and improved gain accuracy.  
On-Chip 1.2V Bandgap Reference  
Low 298mW Power Dissipation at 600Msps  
Compact (10mm x 10mm) QFN-EP Package  
Evaluation Kit Available (MAX5891EVKIT)  
Ordering Information  
The MAX5891 digital inputs accept LVDS voltage levels,  
and the flexible clock input can be driven differentially or  
single-ended, AC- or DC-coupled. The MAX5891 is avail-  
able in a 68-pin QFN package with an exposed paddle  
(EP) and is specified for the extended (-40°C to +85°C)  
temperature range.  
PKG  
CODE  
PART  
TEMP RANGE PIN-PACKAGE  
MAX5891EGK-D -40°C to +85°C 68 QFN-EP*  
MAX5891EGK+D -40°C to +85°C 68 QFN-EP*  
G6800-4  
G6800-4  
*EP = Exposed paddle.  
+ = Lead-free package.  
D = Dry pack.  
Refer to the MAX5890 and MAX5889 data sheets for pin-  
compatible 14-bit and 12-bit versions of the MAX5891.  
Applications  
Base Stations: Single/Multicarrier UMTS,  
Functional Diagram  
CDMA, GSM  
Communications: Fixed Broadband Wireless  
Access, Point-to-Point Microwave  
Direct Digital Synthesis (DDS)  
Cable Modem Termination Systems (CMTS)  
Automated Test Equipment (ATE)  
Instrumentation  
MAX5891  
OUTP  
D0–D15  
LVDS DATA  
INPUTS  
600MHz  
16-BIT DAC  
LVDS  
RECEIVER  
LATCH  
OUTN  
Selector Guide  
DACREF  
REFIO  
RESOLUTION UPDATE RATE  
1.2V  
REFERENCE  
PART  
LOGIC INPUT  
(BITS)  
(Msps)  
FSADJ  
CLKP  
CLKN  
CLK  
INTERFACE  
MAX5889  
MAX5890  
MAX5891  
12  
600  
LVDS  
LVDS  
LVDS  
14  
600  
POWER  
DOWN  
PD  
16  
600  
Pin Configuration appears at end of data sheet.  
19-3542; Rev 4; 2/07  
 

MAX5891EGK+TD 替代型号

型号 品牌 替代类型 描述 数据表
MAX5891EGK+D MAXIM

完全替代

D/A Converter, 1 Func, Parallel, Word Input Loading, 0.011us Settling Time, 10 X 10 MM, 0.
MAX5891EGK MAXIM

功能相似

16-Bit, 600Msps, High-Dynamic-Performance DAC with LVDS Inputs

与MAX5891EGK+TD相关器件

型号 品牌 获取价格 描述 数据表
MAX5891EGK-D MAXIM

获取价格

D/A Converter, 1 Func, Parallel, Word Input Loading, 0.011us Settling Time, 10 X 10 MM, 0.
MAX5891EGK-TD MAXIM

获取价格

D/A Converter, 1 Func, Parallel, Word Input Loading, 0.011us Settling Time, 10 X 10 MM, 0.
MAX5891EVKIT MAXIM

获取价格

MAX5889/MAX5890/MAX5891 Evaluation Kits
MAX5893 MAXIM

获取价格

12-Bit, 500Msps Interpolating and Modulating Dual DAC with CMOS Inputs
MAX5893 ADI

获取价格

12位、500Msps、插值与调制、双路DAC,CMOS输入
MAX5893_08 MAXIM

获取价格

12-Bit, 500Msps Interpolating and Modulating Dual DAC with CMOS Inputs
MAX5893EGK MAXIM

获取价格

12-Bit, 500Msps Interpolating and Modulating Dual DAC with CMOS Inputs
MAX5893EGK+D MAXIM

获取价格

12-Bit, 500Msps Interpolating and Modulating Dual DAC with CMOS Inputs
MAX5893EGK+TD MAXIM

获取价格

D/A Converter, 1 Func, Parallel, Word Input Loading, 10 X 10 MM, 0.90 MM HEIGHT, ROHS COMP
MAX5893EGK-D MAXIM

获取价格

12-Bit, 500Msps Interpolating and Modulating Dual DAC with CMOS Inputs