Datasheet > IP-ED8B10B

IP-ED8B10B

更新时间： 2022-01-23 04:27:00

品牌	Logo	应用领域
其他 - ETC		电信数据通信
页数	文件大小	规格书
11页	497K
描述
Telecomm/Datacomm

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IP-ED8B10B 数据手册

8b10b Encoder/Decoder

MegaCore Function

(ED8B10B)

November 2001; ver. 1.02

Data Sheet

Encoders and decoders are used for physical layer coding for Gigabit

Ethernet, Fibre Channel, and other applications. The 8b/10b encoder

takes byte inputs, and generates a direct current (DC) balanced stream

(equal number of 1s and 0s) with a maximum run length of 5. Some of the

individual 10-bit codes will have an equal number of 1s and 0s, while

others will have either four 1s and six 0s, or, six 1s and four 0s. In the latter

case, the disparity between 1s and 0s is used as an input to the next 10-bit

code generation, so that the disparity can be reversed, and maintain an

overall balanced stream. For this reason, some 8-bit inputs have two valid

10-bit codes, depending on the input disparity.

Introduction

The Altera^®8b10b Encoder/Decoder MegaCore^®Function (ED8B10B) is a

compact, high performance core capable of encoding and decoding at

Gigabit Ethernet rates (125 MHz: 1 Gbps). The ED8B10B is optimized for

the APEX^TM20K, FLEX 10K^®, and Mercury^TMdevices.

Look-up table (LUT)-based implementation of encoder

Industry compatible special character coding

Complies with all applicable standards, including:

Features

–

Institute of Electrical and Electronics Engineers, IEEE 802.3z,

Media Access Control (MAC) Parameters, Physical Layer, Repeater

and Management Parameters for 1000 Mb/s Operation, 1998,

paragraphs 36.2.4.1 to 36.2.4.6.

Quartus^®II software, and OpenCore^®feature allow place-and-route

and static timing analysis of designs prior to licensing

Secure register transfer level (RTL) simulation models allow

simulation with user design in third-party simulators

The ED8B10B can encode one 8-bit byte of data into a 10-bit transmission

code, and decode a 10-bit code into one 8-bit byte of data. Figure 1

illustrates the bidirectional conversion process.

Functional

Description

The eight input bits are named A, B, C, D, E, F, G, H. Bit Ais the least

significant bit (LSB), and bit His the most significant bit (MSB). They are

split into two groups: The five-bit group A, B, C, D, E, and the three-bit

group F, G, H.

The coded bits are named a, b, c, d, e, i, f, g, h, j(the order is not

alphabetical). These bits are also split into two groups: the six-bit group a,

b, c, d, e, i, and the four-bit group f, g, h, j.

Altera Corporation

A-DS-IPED8B10B-1.02

12 3 4 5 6 7...11

下载PDF

与IP-ED8B10B相关器件

型号	品牌	描述	获取价格	数据表
IPF009N04NF2S	INFINEON	Infineon's StrongIRFET™ 2 power MOSFET 40 V f	获取价格
IPF010N04NF2S	INFINEON	Infineon's StrongIRFET™ 2 power MOSFET 40 V f	获取价格
IPF010N06NF2S	INFINEON	Infineon's StrongIRFET™ 2 power MOSFET 60 V f	获取价格
IPF012N06NF2S	INFINEON	Infineon's StrongIRFET™ 2 power MOSFET 60 V f	获取价格
IPF013N04NF2S	INFINEON	Infineon's StrongIRFET™ 2 power MOSFET 40 V f	获取价格
IPF014N08NF2S	INFINEON	Infineon's StrongIRFET™ 2 power MOSFET 80 V f	获取价格