5秒后页面跳转
ICS93701GT PDF预览

ICS93701GT

更新时间: 2024-09-16 14:51:23
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
8页 664K
描述
Clock Driver, PDSO48

ICS93701GT 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:TSSOP, TSSOP48,.3,20Reach Compliance Code:unknown
风险等级:5.92Is Samacsys:N
JESD-30 代码:R-PDSO-G48JESD-609代码:e0
最大I(ol):0.012 A端子数量:48
最高工作温度:85 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP48,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH电源:2.5 V
认证状态:Not Qualified子类别:Clock Drivers
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUALBase Number Matches:1

ICS93701GT 数据手册

 浏览型号ICS93701GT的Datasheet PDF文件第2页浏览型号ICS93701GT的Datasheet PDF文件第3页浏览型号ICS93701GT的Datasheet PDF文件第4页浏览型号ICS93701GT的Datasheet PDF文件第5页浏览型号ICS93701GT的Datasheet PDF文件第6页浏览型号ICS93701GT的Datasheet PDF文件第7页 
ICS93701  
Integrated  
Circuit  
Systems, Incꢀ  
Advance Information  
DDR Phase Lock Loop Clock Driver  
RecommendedApplication:  
DDRClockDriver  
Pin Configuration  
ProductDescription/Features:  
GND  
CLKC0  
CLKT0  
VDD  
CLKT1  
CLKC1  
GND  
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
GND  
CLKC5  
CLKT5  
VDD  
CLKT6  
CLKC6  
GND  
•
•
•
•
Low skew, low jitter PLLclock driver  
I2C for functional and output control  
Feedback pins for input to output synchronization  
Spread Spectrum tolerant inputs  
GND  
GND  
CLKC2  
CLKT2  
VDD  
CLKC7  
CLKT7  
VDD  
SDATA  
FB_INC  
FB_INT  
VDD  
FB_OUTT  
FB_OUTC  
GND  
CLKC8  
CLKT8  
VDD  
Switching Characteristics:  
SCLK  
•
•
•
•
•
•
•
PEAK-PEAKjitter(66MHz):<120ps  
PEAK-PEAKjitter(>100MHz):<75ps  
CYCLE-CYCLEjitter(66MHz):<120ps  
CYCLE-CYCLEjitter(>100MHz):<65ps  
OUTPUT-OUTPUTskew:<100ps  
Output Rise and Fall Time: 650ps - 950ps  
DUTYCYCLE:49;5%-50;5%  
CLK_INT  
CLK_INC  
VDDI2C  
AVDD  
AGND  
GND  
CLKC3  
CLKT3  
VDD  
CLKT4  
CLKC4  
GND  
CLKT9  
CLKC9  
GND  
48-Pin TSSOP  
Block Diagram  
FB_OUTT  
FB_OUTC  
CLKT0  
CLKC0  
Functionality  
CLKT1  
CLKC1  
INPUTS  
OUTPUTS  
PLL State  
AVDD CLK_INT CLK_INC CLKT CLKC FB_OUTT FB_OUTC  
2.5V  
Control  
Logic  
CLKT2  
CLKC2  
SCLK  
L
H
L
H
Z
H
L
Z
L
H
Z
H
L
Z
on  
on  
off  
SDATA  
(nom)  
CLKT3  
CLKC3  
2.5V  
(nom)  
H
L
CLKT4  
CLKC4  
2.5V  
(nom)  
<20MHz)(1)  
FB_INT  
FB_INC  
CLKT5  
CLKC5  
PLL  
CLK_INC  
CLK_INT  
CLKT6  
CLKC6  
CLKT7  
CLKC7  
CLKT8  
CLKC8  
CLKT9  
CLKC9  
ADVANCE INFORMATION documents contain information on products  
in the formative or design phase development. Characteristic data and  
other specifications are design goals. ICS reserves the right to change or  
discontinue these products without notice.  
93701 Rev - 7/26/00  

与ICS93701GT相关器件

型号 品牌 获取价格 描述 数据表
ICS93701YGT ICSI

获取价格

DDR Phase Lock Loop Clock Driver
ICS93705 ICSI

获取价格

DDR Phase Lock Loop Zero Delay Clock Buffer
ICS93705FLF-T IDT

获取价格

Clock Driver, PDSO48
ICS93705YF-T ICSI

获取价格

DDR Phase Lock Loop Zero Delay Clock Buffer
ICS93712 ICSI

获取价格

2 DIMM DDR Fanout Buffer
ICS93712F-T IDT

获取价格

Clock Driver, PDSO28
ICS93712YFLF-T IDT

获取价格

Low Skew Clock Driver, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.209 INCH, MO-150,
ICS93712YF-PPP-T ICSI

获取价格

2 DIMM DDR Fanout Buffer
ICS93712YF-T ICSI

获取价格

2 DIMM DDR Fanout Buffer
ICS93716 ICSI

获取价格

Low Cost DDR Phase Lock Loop Clock Driver