5秒后页面跳转
ICS86004BG-01LF PDF预览

ICS86004BG-01LF

更新时间: 2024-02-13 02:12:25
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
12页 242K
描述
PLL Based Clock Driver, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, LEAD FREE, MO-153, TSSOP-16

ICS86004BG-01LF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.64其他特性:ALSO OPERATES AT 3.3V SUPPLY
系列:86004输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:5 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:16
实输出次数:4最高工作温度:70 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:6.5 ns传播延迟(tpd):6.5 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.06 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:OTHER端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mm最小 fmax:125 MHz
Base Number Matches:1

ICS86004BG-01LF 数据手册

 浏览型号ICS86004BG-01LF的Datasheet PDF文件第2页浏览型号ICS86004BG-01LF的Datasheet PDF文件第3页浏览型号ICS86004BG-01LF的Datasheet PDF文件第4页浏览型号ICS86004BG-01LF的Datasheet PDF文件第5页浏览型号ICS86004BG-01LF的Datasheet PDF文件第6页浏览型号ICS86004BG-01LF的Datasheet PDF文件第7页 
62.5MHZ TO 250MHZ, 1:4 LVCMOS/  
LVTTL ZERO DELAY CLOCK BUFFER  
ICS86004-01  
FEATURES  
GENERAL DESCRIPTION  
• Four LVCMOS/LVTTL outputs, 7Ω typical output impedance  
• Single LVCMOS/LVTTL clock input  
The ICS86004-01 is a high performance 1-to-4  
ICS  
HiPerClockS™  
LVCMOS/LVTTL Clock Buffer and a member of  
the HiPerClockS™ family of High Performance  
Clock Solutions from IDT. The ICS86004-01 has a  
fully integrated PLL and can be configured as zero  
• CLK accepts the following input levels: LVCMOS or LVTTL  
• Output frequency range: 62.5MHz to 250MHz  
• Input frequency range: 62.5MHz to 250MHz  
delay buffer and has an input and output frequency range of  
62.5MHz to 250MHz. The external feedback allows the  
device to achieve “zero delay” between the input clock and the  
output clocks. The PLL_SEL pin can be used to bypass the  
PLL for system test and debug purposes. In bypass mode, the  
reference clock is routed around the PLL and into the  
internal output divider.  
• External feedback for “zero delay” clock regeneration  
with configurable frequencies  
• Fully integrated PLL  
• Cycle-to-cycle jitter, (F_SEL = 1): 45ps (maximum)  
• Output skew: 60ps (maximum)  
• Supply Voltage Modes:  
(Core/Output)  
3.3V/3.3V  
3.3V/2.5V  
2.5V/2.5V  
• 5V tolerant input  
• -40°C to 70°C ambient operating temperature  
• Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages  
CONTROL INPUT FUNCTION TABLE  
Input/Output  
Input  
Frequency Range (MHz)  
F_SEL  
Minimum  
125  
Maximum  
250  
0
1
62.5  
125  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
PLL_SEL  
1
2
3
4
5
6
7
8
Q1  
GND  
Q0  
F_SEL  
VDD  
CLK  
GND  
VDDA  
16  
15  
14  
13  
12  
11  
10  
9
VDDO  
Q2  
GND  
Q3  
VDDO  
MR  
FB_IN  
PLL_SEL  
Q0  
Q1  
Q2  
Q3  
÷8  
0
1
CLK  
PLL  
1:1  
FB_IN  
ICS86004-01  
16-Lead TSSOP  
4.4mm x 5.0mm x 0.925mm package body  
G Package  
Top View  
MR  
F_SEL  
IDT/ ICSLVCMOS ZERO DELAY CLOCK BUFFER  
1
ICS86004BG-01 REV. D JANUARY 19, 2009  

与ICS86004BG-01LF相关器件

型号 品牌 描述 获取价格 数据表
ICS86004BG-01LFT IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS86004BGLFT IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS86004BGT IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS86004G-01 IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS86004G-01LF IDT PLL Based Clock Driver, 86004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, 4.40

获取价格

ICS86004G-01LFT IDT 暂无描述

获取价格