5秒后页面跳转
HYB18L256160BCX-7.5 PDF预览

HYB18L256160BCX-7.5

更新时间: 2024-01-08 17:36:45
品牌 Logo 应用领域
奇梦达 - QIMONDA 存储内存集成电路动态存储器时钟
页数 文件大小 规格书
48页 1590K
描述
DRAMs for Mobile Applications 256-Mbit Mobile-RAM

HYB18L256160BCX-7.5 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:BGA包装说明:TFBGA, BGA54,9X9,32
针数:54Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.24
风险等级:5.83访问模式:FOUR BANK PAGE BURST
最长访问时间:5.4 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):133 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PBGA-B54
长度:12 mm内存密度:268435456 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:54字数:16777216 words
字数代码:16000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:16MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TFBGA
封装等效代码:BGA54,9X9,32封装形状:RECTANGULAR
封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH电源:1.8 V
认证状态:Not Qualified刷新周期:8192
座面最大高度:1.2 mm自我刷新:YES
连续突发长度:1,2,4,8,FP最大待机电流:0.00001 A
子类别:DRAMs最大压摆率:0.045 mA
最大供电电压 (Vsup):1.95 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM宽度:8 mm
Base Number Matches:1

HYB18L256160BCX-7.5 数据手册

 浏览型号HYB18L256160BCX-7.5的Datasheet PDF文件第4页浏览型号HYB18L256160BCX-7.5的Datasheet PDF文件第5页浏览型号HYB18L256160BCX-7.5的Datasheet PDF文件第6页浏览型号HYB18L256160BCX-7.5的Datasheet PDF文件第8页浏览型号HYB18L256160BCX-7.5的Datasheet PDF文件第9页浏览型号HYB18L256160BCX-7.5的Datasheet PDF文件第10页 
HY[B/E]18L256160B[C/F]X-7.5  
256-Mbit Mobile-RAM  
Functional Description  
2
Functional Description  
The 256-Mbit Mobile-RAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits.  
It is internally configured as a quad-bank DRAM.  
READ and WRITE accesses to the Mobile-RAM are burst oriented; accesses start at a selected location and  
continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration  
of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with  
the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the banks, A0 - A12  
select the row). The address bits registered coincident with the READ or WRITE command are used to select the  
starting column location for the burst access.  
Prior to normal operation, the Mobile-RAM must be initialized. The following sections provide detailed information  
covering device initialization, register definition, command description and device operation.  
2.1  
Power On and Initialization  
The Mobile-RAM must be powered up and initialized in a predefined manner (see Figure 3). Operational  
procedures other than those specified may result in undefined operation.  
6$$  
6$$1  
ꢁꢂꢂ—S  
T#+  
T20  
T2&#  
T2&#  
T-2$  
T-2$  
#,+  
#+%  
./0  
02%  
!2&  
!2&  
-23  
#/$%  
#/$%  
-23  
#/$%  
#/$%  
!#4
2!
2!
#OMMAN  
!
RESS  
!LL  
!ꢀꢂ  
"ANKS  
"!
"!ꢂꢏ"!ꢀ  
"!ꢂꢒ,  
"!ꢀꢒ,  
"!ꢂꢒ,  
"!ꢀꢒ(  
$1-  
$1  
ꢌ( ,EVELꢍ  
ꢌ(IGH:ꢍ  
0OWERUPꢑ  
6$$ AN #+ STABLE  
,OA  
-O E  
,OA  
%XTꢐ  
2EGISTER  
-O E  
2EGISTER  
ꢒ $ON T #ARE  
Figure 3  
Power-Up Sequence and Mode Register Sets  
Data Sheet  
7
Rev. 1.11, 2007-01  
07142005-CR47-RB2E  

与HYB18L256160BCX-7.5相关器件

型号 品牌 描述 获取价格 数据表
HYB18L256160BF INFINEON DRAMs for Mobile Applications

获取价格

HYB18L256160BF-7.5 INFINEON BJAWBMSpecialty DRAMs Mobile-RAM

获取价格

HYB18L256160BF-7.5 QIMONDA DRAMs for Mobile Applications 256-Mbit Mobile-RAM

获取价格

HYB18L256160BF-75 INFINEON DRAMs for Mobile Applications

获取价格

HYB18L256160BFL-7.5 QIMONDA DRAMs for Mobile Applications 256-Mbit Mobile-RAM

获取价格

HYB18L256160BFX-7.5 QIMONDA DRAMs for Mobile Applications 256-Mbit Mobile-RAM

获取价格