5秒后页面跳转
HSP50016-EV PDF预览

HSP50016-EV

更新时间: 2024-02-06 10:53:05
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
18页 327K
描述
DDC Evaluation Platform

HSP50016-EV 数据手册

 浏览型号HSP50016-EV的Datasheet PDF文件第2页浏览型号HSP50016-EV的Datasheet PDF文件第3页浏览型号HSP50016-EV的Datasheet PDF文件第4页浏览型号HSP50016-EV的Datasheet PDF文件第5页浏览型号HSP50016-EV的Datasheet PDF文件第6页浏览型号HSP50016-EV的Datasheet PDF文件第7页 
HSP50016-EV  
User’s Manual  
January 1999  
File Number 3637.1  
DDC Evaluation Platform  
Features  
The HSP50016-EV is the evaluation board for the  
HSP50016 Digital Down Converter (DDC). It provides a  
mechanism for rapid evaluation and prototyping. The  
HSP50016-EV consists of a series of busses which provide  
input, output, and control to the DDC. These busses are  
brought out through dual 96 Pin connectors to support daisy  
chaining HSP50016-EVs with other Intersil evaluation  
boards for multichip prototyping and evaluation.  
• Single HSP50016-EV May be Used to Evaluate the  
HSP50016  
• May be Daisy Chained to Support Evaluation of Multi-Chip  
Solutions  
• Parallel Port Interface to Support IBM PC™ Based  
Evaluation and Control  
For added flexibility, the input and control busses can be  
driven by registers on-board the HSP50016-EV which have  
been down loaded with data via the parallel printer port of an  
IBM PC™ or compatible. In addition, the DDC output can be  
read into the PC via the status lines of the parallel port.  
Together, the I/O and Control Registers can be used to drive  
the target DDC with a PC based vector set while collecting  
output data on the PC’s disk.  
• Three Clocking Modes for Flexibility in Performance  
Analysis and Prototyping  
• Dual 96-Pin Input/Output Connectors Conforming to the  
VME J2/P2 Connector Standard  
Applications  
Jumper selectable clock sources provide three different  
methods of clocking the part under evaluation. In mode one,  
the clock signal is generated under PC based software  
control. In mode two, the HSP50016-EV’s on-board oscillator  
may be selected as the clock source. In mode three, the user  
may provide an external clock through the 96 pin input  
connector.  
• PC Based Performance Analysis of HSP50016  
• Rapid Prototyping  
The HSP50016-EV was built into a 3U Euro-Card form factor  
with dual 96 Pin Input/Output connectors. The I/O  
connectors conform to the VME J2/P2 Connector Standard.  
HSP50016 Evaluation Platform  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
1

与HSP50016-EV相关器件

型号 品牌 获取价格 描述 数据表
HSP50016GC-52 INTERSIL

获取价格

Digital Down Converter
HSP50016JC-51 RENESAS

获取价格

IC,DOWNCONVERTER,LDCC,44PIN,PLASTIC
HSP50016JC-52 INTERSIL

获取价格

Digital Down Converter
HSP50016JC-5296 RENESAS

获取价格

16-BIT, DSP-MIXER, PQCC44, PLASTIC, LCC-44
HSP50016JC-75 INTERSIL

获取价格

Digital Down Converter
HSP50016PC-75 RENESAS

获取价格

IC,DOWNCONVERTER,DIP,40PIN,PLASTIC
HSP50110 INTERSIL

获取价格

Digital Quadrature Tuner
HSP50110_01 INTERSIL

获取价格

Digital Quadrature Tuner
HSP50110JC-52 INTERSIL

获取价格

Digital Quadrature Tuner
HSP50110JC-60 ETC

获取价格

Communications Tuner Circuit