5秒后页面跳转
捷配首页

Datasheet > HSP50214B
HSP50214B PDF预览

HSP50214B

更新时间： 2024-01-15 09:47:04
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
60页 572K
描述
Programmable Downconverter

阅读下载

中文翻译

获取价格

HSP50214B 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：QFP, QFP120,1.2SQ,32Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.09
Is Samacsys：NJESD-30 代码：S-PQFP-G120
JESD-609代码：e0功能数量：1
端子数量：120最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：QFP封装等效代码：QFP120,1.2SQ,32
封装形状：SQUARE封装形式：FLATPACK
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
认证状态：Not Qualified子类别：Other Telecom ICs
最大压摆率：0.364 mA标称供电电压：5 V
表面贴装：YES电信集成电路类型：TELECOM CIRCUIT
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：0.8 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
Base Number Matches：1

HSP50214B 数据手册

 浏览型号HSP50214B的Datasheet PDF文件第2页浏览型号HSP50214B的Datasheet PDF文件第3页浏览型号HSP50214B的Datasheet PDF文件第4页浏览型号HSP50214B的Datasheet PDF文件第5页浏览型号HSP50214B的Datasheet PDF文件第6页浏览型号HSP50214B的Datasheet PDF文件第7页 
HSP50214B  
TM  
Data Sheet  
May 2000  
File Number 4450.3  
Programmable Downconverter  
Features  
The HSP50214B Programmable Downconverter converts  
digitized IF data into filtered baseband data which can be  
processed by a standard DSP microprocessor. The  
Programmable Downconverter (PDC) performs down  
conversion, decimation, narrowband low pass filtering, gain  
scaling, resampling, and Cartesian to Polar coordinate  
conversion.  
• Up to 65 MSPS Front-End Processing Rates (CLKIN) and  
55MHz Back-End Processing Rates (PROCCLK)  
Clocks May Be Asynchronous  
[ /Title  
(HSP5  
0214B)  
/Sub-  
ject  
• Processing Capable of >100dB SFDR  
• Up to 255-Tap Programmable FIR  
• Overall Decimation Factor Ranging from 4 to 16384  
• Output Samples Rates to 12.94 MSPS with Output  
Bandwidths to 982kHz Lowpass  
(Pro-  
The 14-bit sampled IF input is down converted to baseband  
by digital mixers and a quadrature NCO, as shown in the  
Block Diagram. A decimating (4 to 32) fifth order Cascaded  
Integrator-Comb (CIC) filter can be applied to the data  
before it is processed by up to 5 decimate-by-2 halfband  
filters. The halfband filters are followed by a 255-tap  
programmable FIR filter. The output data from the  
programmable FIR filter is scaled by a digital AGC before  
being re-sampled in a polyphase FIR filter. The output  
section can provide seven types of data: Cartesian (I, Q),  
polar (R, θ), filtered frequency (dθ/dt), Timing Error (TE), and  
AGC level in either parallel or serial format.  
gram-  
mable  
Down-  
con-  
verter)  
/Autho  
r ()  
/Key-  
words  
(Inter-  
sil  
Corpo-  
ration,  
Down-  
con-  
• 32-Bit Programmable NCO for Channel Selection and  
Carrier Tracking  
• Digital Resampling Filter for Symbol Tracking Loops and  
Incommensurate Sample-to-Output Clock Ratios  
• Digital AGC with Programmable Limits and Slew Rate to  
Optimize Output Signal Resolution; Fixed or Auto Gain  
Adjust  
• Serial, Parallel, and FIFO 16-Bit Output Modes  
• Cartesian to Polar Converter and Frequency Discriminator  
for AFC Loops and Demodulation of AM, FM, FSK, and  
DPSK  
• Input Level Detector for External I.F. AGC Support  
Ordering Information  
PART  
NUMBER  
TEMP.  
RANGE ( C)  
Applications  
o
PACKAGE  
120 Ld MQFP  
120 Ld MQFP  
PKG. NO.  
Q120.28x28  
Q120.28x28  
• Single Channel Digital Software Radio Receivers  
HSP50214BVC  
HSP50214BVI  
0 to 70  
• Base Station Rx’s: AMPS, NA TDMA, GSM, and CDMA  
verter,  
Down  
Con-  
-40 to 85  
• Compatible with HSP50210 Digital Costas Loop for PSK  
Reception  
• Evaluation Platform Available  
verter,  
Pro-  
gram-  
mable  
Down-  
con-  
Block Diagram  
MICROPROCESSOR  
READ/WRITE  
CONTROL  
C(7:0)  
AGC LOOP FILTER  
AGC  
LEVEL DETECT  
verter,  
DSP,  
I OUT  
TH  
5
POLYPHASE  
SEROUTA  
ORDER  
CIC  
FILTER  
FIR AND  
HALFBAND  
FILTERS  
CARTESIAN  
AMPS,  
TDMA  
, North  
Ameri-  
can  
MAG.  
SEROUTB  
TO  
AOUT(15:0)  
POLAR  
IN(13:0)  
PHASE  
COORDINATE  
CONVERTER  
TH  
5
ORDER  
CIC  
FILTER  
BOUT(15:0)  
POLYPHASE  
FIR AND  
HALFBAND  
FILTERS  
GAIN  
ADJ  
(2:0)  
Q OUT  
CARRIER  
NCO  
TDMA  
, GSM,  
COF  
FREQ  
SOF  
CLKIN  
DISCRIMINATOR  
RESAMPLING  
NCO  
TIMING ERROR  
PROCCLK  
REFCLK  
∆
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 321-724-7143 | Intersil and Design is a trademark of Intersil Corporation. | Copyright © Intersil Corporation 2000  
3-1  
1234567...60

中文翻译

下载PDF

与HSP50214B相关器件

型号 品牌 获取价格 描述 数据表
HSP50214B_07 INTERSIL

获取价格

 		Programmable Downconverter
HSP50214BVC INTERSIL

获取价格

 		Programmable Downconverter
HSP50214BVCZ INTERSIL

获取价格

 		Programmable Downconverter
HSP50214BVI INTERSIL

获取价格

 		Programmable Downconverter
HSP50214BVIZ INTERSIL

获取价格

 		Programmable Downconverter
HSP50214VC INTERSIL

获取价格

 		Programmable Downconverter
HSP50214VI INTERSIL

获取价格

 		Programmable Downconverter
HSP50215 INTERSIL

获取价格

 		Digital UpConverter
HSP50215EVAL INTERSIL

获取价格

 		DSP Modulator Evaluation Board
HSP50215VC INTERSIL

获取价格

 		Digital UpConverter

与HSP50214B相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证