5秒后页面跳转
HMP31GP7AFR4C-S6 PDF预览

HMP31GP7AFR4C-S6

更新时间: 2024-09-17 05:36:19
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器双倍数据速率
页数 文件大小 规格书
18页 195K
描述
240pin Registered DDR2 SDRAM DIMMs based on 2Gb version A

HMP31GP7AFR4C-S6 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DMA包装说明:DIMM, DIMM240,40
针数:240Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.36
风险等级:5.82访问模式:DUAL BANK PAGE BURST
最长访问时间:0.4 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):400 MHzI/O 类型:COMMON
JESD-30 代码:R-XDMA-N200内存密度:77309411328 bit
内存集成电路类型:DDR DRAM MODULE内存宽度:72
功能数量:1端口数量:1
端子数量:200字数:1073741824 words
字数代码:1000000000工作模式:SYNCHRONOUS
最高工作温度:55 °C最低工作温度:
组织:1GX72输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:DIMM
封装等效代码:DIMM240,40封装形状:RECTANGULAR
封装形式:MICROELECTRONIC ASSEMBLY峰值回流温度(摄氏度):260
电源:1.8 V认证状态:Not Qualified
刷新周期:8192自我刷新:YES
最大待机电流:1.08 A子类别:Other Memory ICs
最大压摆率:7.13 mA最大供电电压 (Vsup):1.9 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子形式:NO LEAD
端子节距:1 mm端子位置:DUAL
处于峰值回流温度下的最长时间:20Base Number Matches:1

HMP31GP7AFR4C-S6 数据手册

 浏览型号HMP31GP7AFR4C-S6的Datasheet PDF文件第2页浏览型号HMP31GP7AFR4C-S6的Datasheet PDF文件第3页浏览型号HMP31GP7AFR4C-S6的Datasheet PDF文件第4页浏览型号HMP31GP7AFR4C-S6的Datasheet PDF文件第5页浏览型号HMP31GP7AFR4C-S6的Datasheet PDF文件第6页浏览型号HMP31GP7AFR4C-S6的Datasheet PDF文件第7页 
240pin Registered DDR2 SDRAM DIMMs based on 2Gb version A  
This Hynix Registered Dual In-Line Memory Module (DIMM) series consists of 2Gb version A DDR2  
SDRAMs in Fine Ball Grid Array (FBGA) packages on a 240pin glass-epoxy substrate. This Hynix 2Gb ver-  
sion A based Registered DDR2 DIMM series provide a high performance 8 byte interface in 5.25" width  
form factor of industry standard. It is suitable for easy interchange and addition.  
FEATURES  
JEDEC standard Double Data Rate2 Synchro-  
nous DRAMs (DDR2 SDRAMs) with 1.8V +/-  
0.1V Power Supply  
Fully differential clock operations (CK & CK)  
Programmable Burst Length 4 / 8 with both  
sequential and interleave mode  
All inputs and outputs are compatible with  
SSTL_1.8 interface  
Auto refresh and self refresh supported  
8192 refresh cycles / 64ms  
8 Bank architecture  
Serial presence detect with EEPROM  
DDR2 SDRAM Package: 60 ball(x4/x8)  
133.35 x 30.00 mm form factor  
RoHS compliant  
Posted CAS  
Programmable CAS Latency 3, 4, 5, 6  
OCD (Off-Chip Driver Impedance Adjustment)  
ODT (On-Die Termination)  
ORDERING INFORMATION  
# of  
DRAMs  
# of  
ranks  
Parity  
Support  
Part Name  
Density  
Organization  
HMP31GP7AFR4C - Y5/S5/S6  
8GB  
1G X 72  
36  
2
O
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any  
responsibility for use of circuits described. No patent licenses are implied.  
Rev. 0.1 / Jan. 2009  
1

与HMP31GP7AFR4C-S6相关器件

型号 品牌 获取价格 描述 数据表
HMP31GP7AFR4C-Y5 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs based on 2Gb version A
HMP31GP7EMR4C-C4 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP31GP7EMR4C-Y5 HYNIX

获取价格

240pin Registered DDR2 SDRAM DIMMs
HMP351S6AFR8C-S5 HYNIX

获取价格

200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 2Gb version A
HMP351S6AFR8C-S6 HYNIX

获取价格

200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 2Gb version A
HMP351S6AFR8C-Y5 HYNIX

获取价格

200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 2Gb version A
HMP351U6AFR8C-S5 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351U6AFR8C-S6 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351U6AFR8C-Y5 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351U7AFR8C-S5 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version