5秒后页面跳转
HMP351S6AFR8C-S5 PDF预览

HMP351S6AFR8C-S5

更新时间: 2024-11-07 05:36:19
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器双倍数据速率
页数 文件大小 规格书
17页 290K
描述
200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 2Gb version A

HMP351S6AFR8C-S5 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SODIMM包装说明:DIMM, DIMM200,24
针数:200Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.36
风险等级:5.84访问模式:DUAL BANK PAGE BURST
最长访问时间:0.4 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):400 MHzI/O 类型:COMMON
JESD-30 代码:R-XZMA-N200长度:67.6 mm
内存密度:34359738368 bit内存集成电路类型:DDR DRAM MODULE
内存宽度:64功能数量:1
端口数量:1端子数量:200
字数:536870912 words字数代码:512000000
工作模式:SYNCHRONOUS最高工作温度:65 °C
最低工作温度:组织:512MX64
输出特性:3-STATE封装主体材料:UNSPECIFIED
封装代码:DIMM封装等效代码:DIMM200,24
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度):260电源:1.8 V
认证状态:Not Qualified刷新周期:8192
自我刷新:YES最大待机电流:0.192 A
子类别:DRAMs最大压摆率:2.88 mA
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子形式:NO LEAD端子节距:0.6 mm
端子位置:ZIG-ZAG处于峰值回流温度下的最长时间:20
Base Number Matches:1

HMP351S6AFR8C-S5 数据手册

 浏览型号HMP351S6AFR8C-S5的Datasheet PDF文件第2页浏览型号HMP351S6AFR8C-S5的Datasheet PDF文件第3页浏览型号HMP351S6AFR8C-S5的Datasheet PDF文件第4页浏览型号HMP351S6AFR8C-S5的Datasheet PDF文件第5页浏览型号HMP351S6AFR8C-S5的Datasheet PDF文件第6页浏览型号HMP351S6AFR8C-S5的Datasheet PDF文件第7页 
200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 2Gb version A  
This Hynix unbuffered Small Outline Dual In-Line Memory Module (DIMM) series consists of 2Gb version A DDR2  
SDRAMs in Fine Ball Grid Array (FBGA) packages on a 200pin glass-epoxy substrate. This Hynix 2Gb version A based  
Unbuffered DDR2 SO-DIMM series provide a high performance 8 byte interface in 67.60mm width form factor of indus-  
try standard. It is suitable for easy interchange and addition.  
FEATURES  
JEDEC standard Double Data Rate 2 Synchronous  
DRAMs (DDR2 SDRAMs) with 1.8V +/- 0.1V Power  
Supply  
Programmable Burst Length 4 / 8 with both  
sequential and interleave mode  
Auto refresh and self refresh supported  
8192 refresh cycles / 64ms  
All inputs and outputs are compatible with SSTL_1.8  
interface  
Serial presence detect with EEPROM  
DDR2 SDRAM Package: 60 ball(x4/8)  
67.60 x 30.00 mm form factor  
Posted CAS  
Programmable CAS Latency 3,4,5, and 6  
OCD (Off-Chip Driver Impedance Adjustment) and  
ODT (On-Die Termination)  
RoHS compliant & Halogen-free  
Fully differential clock operations (CK & CK)  
* This product is in compliance with the directive pertaining of RoHS.  
ORDERING INFORMATION  
# of  
DRAMs  
# of  
ranks  
Part Name  
Density  
Organization  
Materials  
HMP351S6AFR8C-Y5/S5/S6  
4GB  
512Mx64  
16  
2
Halogen free  
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any  
responsibility for use of circuits described. No patent licenses are implied.  
Rev. 1.0 / Dec. 2009  
1

与HMP351S6AFR8C-S5相关器件

型号 品牌 获取价格 描述 数据表
HMP351S6AFR8C-S6 HYNIX

获取价格

200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 2Gb version A
HMP351S6AFR8C-Y5 HYNIX

获取价格

200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 2Gb version A
HMP351U6AFR8C-S5 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351U6AFR8C-S6 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351U6AFR8C-Y5 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351U7AFR8C-S5 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351U7AFR8C-S6 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351U7AFR8C-Y5 HYNIX

获取价格

240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version
HMP351V7EMR4C-C4 HYNIX

获取价格

240pin DDR2 VLP Registered DIMMs
HMP351V7EMR4C-S6 HYNIX

获取价格

240pin DDR2 VLP Registered DIMMs