Datasheet > 逻辑 > 计数器> HD74LS190FPEL

HD74LS190FPEL

更新时间： 2024-11-09 05:35:15

品牌	Logo	应用领域
瑞萨 - RENESAS		计数器触发器逻辑集成电路光电二极管时钟
页数	文件大小	规格书
11页	198K
描述
Synchronous Up / Down Decade Counter (signal clock line)

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

HD74LS190FPEL 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	SOIC	包装说明：	5.50 X 10.06 MM, 1.27 MM PITCH, PLASTIC, SOP-16
针数：	16	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.67
计数方向：	BIDIRECTIONAL	系列：	LS
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e0
长度：	10.06 mm	负载/预设输入：	YES
逻辑集成电路类型：	DECADE COUNTER	工作模式：	SYNCHRONOUS
位数：	4	功能数量：	1
端子数量：	16	最高工作温度：	75 °C
最低工作温度：	-20 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	传播延迟（tpd）：	36 ns
认证状态：	Not Qualified	座面最大高度：	2.2 mm
最大供电电压 (Vsup)：	5.25 V	最小供电电压 (Vsup)：	4.75 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	TTL	温度等级：	COMMERCIAL EXTENDED
端子面层：	TIN LEAD	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
触发器类型：	POSITIVE EDGE	宽度：	5.5 mm
最小 fmax：	20 MHz	Base Number Matches：	1

HD74LS190FPEL 数据手册

HD74LS190

Synchronous Up / Down Decade Counter (signal clock line)

REJ03D0452–0200

Rev.2.00

Jul.15.2005

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident

with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes

normally associated with asynchronous (ripple clock) counters.

The outputs of the four master-slave flip-flops are triggered on a low-to-high-level transition of the clock input if the

enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made

only when the clock input is high. The direction of the count is determined by the level of the down / up input. When

low, the counter counts up and when high, it counts down. Level changes at the down / up input should be made only

when the clock input is high. This counter is fully programmable; that is, the outputs may be preset to either level by

placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the

data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N

dividers by simply modifying the count length with the preset inputs. The clock, down / up, and load inputs are

buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long

parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum / minimum count.

The latter output produces a high-level output pulse with a duration approximately equal to one complete cycles to the

clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in

width to the low-level portion of the clock input when an overflow or underflow conditions exists.

The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if

parallel clocking is used, or to the clock input if parallel enabling is used. The maximum / minimum count output can

be used to accomplish look-ahead for high-speed operation.

Features

•

Ordering Information

Package Code

(Previous Code)

Package

Abbreviation

Taping Abbreviation

(Quantity)

Part Name

Package Type

DILP-16 pin

PRDP0016AE-B

(DP-16FV)

HD74LS190P

HD74LS190FPEL

—

PRSP0016DH-B

(FP-16DAV)

SOP-16 pin (JEITA)

EL (2,000 pcs/reel)

Notes: Please consult the sales office for the above package availability.

Rev.3.00, Jul.15.2005, page 1 of 10

12 3 4 5 6 7...11

中文翻译

下载PDF

与HD74LS190FPEL相关器件

型号	品牌	获取价格	描述	数据表
HD74LS190FP-EL	RENESAS	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDSO16, FP-16DA
HD74LS190P	RENESAS	获取价格	Synchronous Up / Down Decade Counter (signal clock line)
HD74LS190P-E	RENESAS	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDIP16, 6.30 X
HD74LS190RP	HITACHI	获取价格	Decade Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, TTL
HD74LS190RP	RENESAS	获取价格	暂无描述
HD74LS190RP-EL	HITACHI	获取价格	Decade Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, TTL
HD74LS191	HITACHI	获取价格	Synchronous Up/Down 4-bit Binary Counters(single clock line)
HD74LS191	RENESAS	获取价格	Synchronous Up / Down 4-bit Binary Counter (single clock line)
HD74LS191FP	RENESAS	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16, FP-16DA
HD74LS191FP-E	RENESAS	获取价格	暂无描述

与HD74LS190FPEL相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

21
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

20
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

45
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

38

产品中心

服务支持

精选活动

关于我们

帮助中心

HD74LS190FPEL

HD74LS190FPEL 技术参数

HD74LS190FPEL 数据手册

与HD74LS190FPEL相关器件

与HD74LS190FPEL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HD74LS190FPEL

HD74LS190FPEL 技术参数

HD74LS190FPEL 数据手册

与HD74LS190FPEL相关器件

与HD74LS190FPEL相关文章

您还可以找

您在本页遇到什么问题？