HD74LS192

更新时间： 2024-09-22 05:35:15

品牌	Logo	应用领域
瑞萨 - RENESAS		计数器时钟
页数	文件大小	规格书
11页	98K
描述
Synchronous Up / Down Decade Counter (dual clock lines)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HD74LS192 数据手册

HD74LS192

Synchronous Up / Down Decade Counter (dual clock lines)

REJ03D0454–0200

Rev.2.00

Feb.18.2005

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the output change

coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output

counting spikes which are normally associated with asynchronous (ripple clock) counters. The outputs of the four

master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of

counting is determined by which count input is pulsed while the other count input is high. This counter is fully

programmable; that is, each output may be preset to either level by desired data at the data inputs while the load inputs

is low. The output will change to agree with the data inputs independently of the count pulses. This feature allows the

counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. A clear input

has been provided which forces all outputs to the low level when a high level is applied. The clear function is

independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements.

This reduces the number of clock drivers, etc., required for long words. This counter was designed to be cascaded

without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up-and down-

counting functions.

The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly,

the carry output produces a pulse equal in width to the count up input when an overflow condition exists.

The counters can be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs

respectively of .the succeeding counter.

Features

•

Ordering Information

Package Code

(Previous Code)

Package

Abbreviation

Taping Abbreviation

(Quantity)

Part Name

Package Type

DILP-16 pin

PRDP0016AE-B

(DP-16FV)

HD74LS192P

HD74LS192FPEL

—

PRSP0016DH-B

(FP-16DAV)

SOP-16 pin (JEITA)

EL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Rev.2.00, Feb.18.2005, page 1 of 10

12 3 4 5 6 7...11

中文翻译

下载PDF

与HD74LS192相关器件

型号	品牌	获取价格	描述	数据表
HD74LS192FP	HITACHI	获取价格	Decade Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, TTL
HD74LS192FPEL	RENESAS	获取价格	Synchronous Up / Down Decade Counter (dual clock lines)
HD74LS192FP-EL	HITACHI	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDSO16, FP-16DA
HD74LS192P	RENESAS	获取价格	Synchronous Up / Down Decade Counter (dual clock lines)
HD74LS192P-E	RENESAS	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDIP16, DP-16
HD74LS192RP-EL	HITACHI	获取价格	Decade Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, TTL
HD74LS193	HITACHI	获取价格	Synchronous Up/Down 4-bit Binary Counters(dual clock lines)
HD74LS193	RENESAS	获取价格	Synchronous Up / Down Decade Counter (dual clock lines)
HD74LS193FPEL	RENESAS	获取价格	Synchronous Up / Down Decade Counter (dual clock lines)
HD74LS193FP-EL	RENESAS	获取价格	暂无描述

与HD74LS192相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

72
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

65
SL74HC10N：高性能三输入与非门解析
2024-09-03

149
AIC1781A 电池充电控制器深度解析
2024-09-03

131

产品中心

服务支持

精选活动

关于我们

帮助中心

HD74LS192

HD74LS192 数据手册

与HD74LS192相关器件

与HD74LS192相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HD74LS192

HD74LS192 数据手册

与HD74LS192相关器件

与HD74LS192相关文章

您还可以找

您在本页遇到什么问题？