5秒后页面跳转
HD74LS193FP-EL PDF预览

HD74LS193FP-EL

更新时间: 2024-11-10 13:01:19
品牌 Logo 应用领域
瑞萨 - RENESAS 计数器时钟
页数 文件大小 规格书
12页 107K
描述
暂无描述

HD74LS193FP-EL 数据手册

 浏览型号HD74LS193FP-EL的Datasheet PDF文件第2页浏览型号HD74LS193FP-EL的Datasheet PDF文件第3页浏览型号HD74LS193FP-EL的Datasheet PDF文件第4页浏览型号HD74LS193FP-EL的Datasheet PDF文件第5页浏览型号HD74LS193FP-EL的Datasheet PDF文件第6页浏览型号HD74LS193FP-EL的Datasheet PDF文件第7页 
HD74LS193  
Synchronous Up / Down Decade Counter (dual clock lines)  
REJ03D0455–0200  
Rev.2.00  
Feb.18.2005  
Synchronous operation is provided by having all flip-flops clocked simultaneously so that the output change  
coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output  
counting spikes, which are normally associated with asynchronous (ripple clock) counters. The outputs of the four  
master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of  
counting is determined by which count input is pulsed while the other count input is high. This counter is fully  
programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the  
load inputs is low. The output will change to agree with the data inputs independently of the count pulses. This feature  
allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. A  
clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function  
is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive  
requirements. This reduces the number of clock drivers, etc., required for long words. This counter was designed to be  
cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up-  
and down-counting functions.  
The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly,  
the carry output produces a pulse equal in width to the count up input when an overflow condition exists.  
The counters can be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs  
respectively of .the succeeding counter.  
Features  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
PRDP0016AE-B  
(DP-16FV)  
HD74LS193P  
DILP-16 pin  
P
PRSP0016DH-B  
(FP-16DAV)  
HD74LS193FPEL  
HD74LS193RPEL  
SOP-16 pin (JEITA)  
SOP-16 pin (JEDEC)  
FP  
RP  
EL (2,000 pcs/reel)  
EL (2,500 pcs/reel)  
PRSP0016DG-A  
(FP-16DNV)  
Note: Please consult the sales office for the above package availability.  
Rev.2.00, Feb.18.2005, page 1 of 11  

与HD74LS193FP-EL相关器件

型号 品牌 获取价格 描述 数据表
HD74LS193P RENESAS

获取价格

Synchronous Up / Down Decade Counter (dual clock lines)
HD74LS193P-E RENESAS

获取价格

LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDIP16, 6.30 X
HD74LS193RPEL RENESAS

获取价格

Synchronous Up / Down Decade Counter (dual clock lines)
HD74LS193RP-EL HITACHI

获取价格

Binary Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, TTL
HD74LS193RP-EL RENESAS

获取价格

LS SERIES, BINARY COUNTER, PDSO16, FP-16DN
HD74LS194 HITACHI

获取价格

4-bit Bidirectional Universal Shift Registers
HD74LS194A RENESAS

获取价格

4-bit Bidirectional Universal Shift Register
HD74LS194A HITACHI

获取价格

4-bit Bidirectional Universal Shift Registers
HD74LS194AFP HITACHI

获取价格

Parallel In Parallel Out, LS Series, 4-Bit, Bidirectional, True Output, TTL, PDSO16, FP-16
HD74LS194AFPEL RENESAS

获取价格

4-bit Bidirectional Universal Shift Register