5秒后页面跳转
HD74LS194AP PDF预览

HD74LS194AP

更新时间: 2024-09-23 05:35:15
品牌 Logo 应用领域
瑞萨 - RENESAS 移位寄存器触发器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 192K
描述
4-bit Bidirectional Universal Shift Register

HD74LS194AP 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.15计数方向:BIDIRECTIONAL
系列:LSJESD-30 代码:R-PDIP-T16
长度:19.2 mm逻辑集成电路类型:PARALLEL IN PARALLEL OUT
位数:4功能数量:1
端子数量:16最高工作温度:75 °C
最低工作温度:-20 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):26 ns认证状态:Not Qualified
座面最大高度:5.06 mm最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL EXTENDED端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:25 MHzBase Number Matches:1

HD74LS194AP 数据手册

 浏览型号HD74LS194AP的Datasheet PDF文件第2页浏览型号HD74LS194AP的Datasheet PDF文件第3页浏览型号HD74LS194AP的Datasheet PDF文件第4页浏览型号HD74LS194AP的Datasheet PDF文件第5页浏览型号HD74LS194AP的Datasheet PDF文件第6页浏览型号HD74LS194AP的Datasheet PDF文件第7页 
HD74LS194A  
4-bit Bidirectional Universal Shift Register  
REJ03D0456–0300  
Rev.3.00  
Jul.15.2005  
The bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a  
shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-  
shift serial inputs. Operating-mode-control inputs, and a direct overriding clear line. The register has four distinct  
modes of operation, namely;  
Parallel (broadside) load  
Shift right (in the direction QA toward QD)  
Shift left (in the direction QD toward QA)  
Inhibit clock (do nothing)  
Synchronous parallel loading is accomplished by applying the four bits of data aaking both mode control inputs, S0  
and S1, high. The data are loaded into the associated flip-flops and appear at ts after the positive transition of  
the clock input. During loading, serial data flow is inhibited. Shift right is ynchronously with the rising  
edge of the clock pulse when S0 is high and S1 is low. Serial data for thhe shift-right data input.  
When S0 is low and S1 is high, data shifts left synchronously and new left serial input.  
Clocking of the flip-flop is inhibited when both mode control i
Ordering Information  
Pa
viation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
DILP-16 pin  
HD74LS194AP  
HD74LS194AFPEL  
SOP-16 pin (J
FP  
EL (2,000 pcs/reel)  
Note: Please consult the sales ovailability.  
Pin Arrangement  
2
3
4
5
6
7
8
16  
15  
14  
13  
VCC  
QA  
CLR  
Shift Ri
Serial Input  
R
A
B
C
D
L
QA  
QB  
QC  
QD  
A
QB  
Parallel  
Outputs  
B
QC  
Parallel  
Inputs  
C
12 QD  
11  
CK  
S1  
D
Clock  
Shift Left  
Serial Input  
10  
9
S1  
S0  
Mode  
Control  
S0  
GND  
(Top view)  
Rev.3.00, Jul.15.2005, page 1 of 7  

与HD74LS194AP相关器件

型号 品牌 获取价格 描述 数据表
HD74LS194AP-E RENESAS

获取价格

LS SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP1
HD74LS194ARP HITACHI

获取价格

Parallel In Parallel Out, LS Series, 4-Bit, Bidirectional, True Output, TTL, PDSO16, FP-16
HD74LS195A HITACHI

获取价格

4-bit Parallel-Access Shift Registers
HD74LS195A RENESAS

获取价格

4-bit Parallel-Access Shift Register
HD74LS195AFP HITACHI

获取价格

Parallel In Parallel Out, LS Series, 4-Bit, Right Direction, True Output, TTL, PDSO16, FP-
HD74LS195AFP-E RENESAS

获取价格

LS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, FP-16
HD74LS195AFPEL RENESAS

获取价格

4-bit Parallel-Access Shift Register
HD74LS195AFP-EL RENESAS

获取价格

LS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, EIAJ,
HD74LS195AFP-EL HITACHI

获取价格

暂无描述
HD74LS195AP RENESAS

获取价格

暂无描述