5秒后页面跳转
FIN1018 PDF预览

FIN1018

更新时间: 2024-10-26 22:31:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 1042K
描述
3.3V LVDS 1-Bit High Speed Differential Receiver

FIN1018 数据手册

 浏览型号FIN1018的Datasheet PDF文件第2页浏览型号FIN1018的Datasheet PDF文件第3页浏览型号FIN1018的Datasheet PDF文件第4页浏览型号FIN1018的Datasheet PDF文件第5页浏览型号FIN1018的Datasheet PDF文件第6页浏览型号FIN1018的Datasheet PDF文件第7页 
March 2001  
Revised April 2002  
FIN1018  
3.3V LVDS 1-Bit High Speed Differential Receiver  
General Description  
Features  
This single receiver is designed for high speed intercon-  
nects utilizing Low Voltage Differential Signaling (LVDS)  
technology. The receiver translates LVDS levels, with a typ-  
ical differential input threshold of 100 mV, to LVTTL signal  
levels. LVDS provides low EMI at ultra low power dissipa-  
tion even at high frequencies. This device is ideal for high  
speed transfer of clock or data.  
Greater than 400Mbs data rate  
3.3V power supply operation  
0.4ns maximum pulse skew  
2.5ns maximum propagation delay  
Low power dissipation  
Power-Off protection  
The FIN1018 can be paired with its companion driver, the  
FIN1017, or with any other LVDS driver.  
Fail safe protection for open-circuit, shorted and termi-  
nated conditions  
Meets or exceeds the TIA/EIA-644 LVDS standard  
Flow-through pinout simplifies PCB layout  
8-Lead SOIC and US-8 packages save space  
Ordering Code:  
Order Number Package Number  
Package Description  
FIN1018M  
M08A  
8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
[TUBE]  
FIN1018MX  
FIN1018K8X  
M08A  
8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
[TAPE and REEL]  
MAB08A  
8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide  
[TAPE and REEL]  
Pin Descriptions  
Connection Diagrams  
Pin Name  
ROUT  
RIN+  
Description  
8-Lead SOIC  
LVTTL Data Output  
Non-inverting Driver Input  
Inverting Driver Input  
Power Supply  
RIN−  
VCC  
GND  
NC  
Ground  
No Connect  
Pin Assignment for US-8 Package  
Function Table  
Input  
Outputs  
RIN+  
RIN−  
ROUT  
L
H
L
L
H
H
H
Fail Safe Condition  
H = HIGH Logic Level  
L = LOW Logic Level  
Fail Safe = Open, Shorted, Terminated  
TOP VIEW  
© 2002 Fairchild Semiconductor Corporation  
DS500502  
www.fairchildsemi.com  

与FIN1018相关器件

型号 品牌 获取价格 描述 数据表
FIN1018K8X FAIRCHILD

获取价格

3.3V LVDS 1-Bit High Speed Differential Receiver
FIN1018K8X ONSEMI

获取价格

3.3V LVDS 1 位高速差分接收器
FIN1018M FAIRCHILD

获取价格

3.3V LVDS 1-Bit High Speed Differential Receiver
FIN1018MX FAIRCHILD

获取价格

3.3V LVDS 1-Bit High Speed Differential Receiver
FIN1018MX ONSEMI

获取价格

3.3V LVDS 1 位高速差分接收器
FIN1019 FAIRCHILD

获取价格

3.3V LVDS High Speed Differential Driver/Receiver
FIN1019M FAIRCHILD

获取价格

LINE TRANSCEIVER|1 DRIVER|1 RCVR|SOP|14PIN|PLASTIC
FIN1019MMTC FAIRCHILD

获取价格

LINE TRANSCEIVER|1 DRIVER|1 RCVR|TSSOP|14PIN|PLASTIC
FIN1019MMTCX FAIRCHILD

获取价格

LINE TRANSCEIVER|1 DRIVER|1 RCVR|TSSOP|14PIN|PLASTIC
FIN1019MTC FAIRCHILD

获取价格

3.3V LVDS High Speed Differential Driver/Receiver