5秒后页面跳转
FIN1026 PDF预览

FIN1026

更新时间: 2024-10-26 22:31:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
5页 229K
描述
3.3V LVDS 2-Bit High Speed Differential Receiver

FIN1026 数据手册

 浏览型号FIN1026的Datasheet PDF文件第2页浏览型号FIN1026的Datasheet PDF文件第3页浏览型号FIN1026的Datasheet PDF文件第4页浏览型号FIN1026的Datasheet PDF文件第5页 
June 2002  
Revised June 2002  
FIN1026  
3.3V LVDS 2-Bit High Speed Differential Receiver  
General Description  
Features  
This dual receiver is designed for high speed interconnects  
utilizing Low Voltage Differential Signaling (LVDS) technol-  
ogy. The receiver translates LVDS levels, with a typical dif-  
ferential input threshold of 100mV, to LVTTL signal levels.  
LVDS provides low EMI at ultra low power dissipation even  
at high frequencies. This device is ideal for high speed  
transfer of clock and data.  
Greater than 400Mbs data rate  
Flow-through pinout simplifies PCB layout  
3.3V power supply operation  
0.4ns maximum differential pulse skew  
2.5ns maximum propagation delay  
Low power dissipation  
The FIN1026 can be paired with its companion driver, the  
FIN1025, or any other LVDS driver.  
Power-Off protection  
Fail safe protection for open-circuit, shorted and termi-  
nated non-driven input conditions  
Meets or exceeds the TIA/EIA-644 LVDS standard  
14-Lead TSSOP package saves space  
Ordering Code:  
Order Number Package Number  
Package Description  
FIN1026MTC  
MTC14  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Pin Descriptions  
Pin Name  
Description  
ROUT1, ROUT2 LVTTL Data Outputs  
RIN1+, RIN2+  
RIN1, RIN2−  
EN  
Non-Inverting LVDS Inputs  
Inverting LVDS Inputs  
Driver Enable Pin  
EN  
VCC  
GND  
NC  
Inverting Driver Enable Pin  
Power Supply  
Ground  
No Connect  
Truth Table  
Inputs  
Outputs  
RIN+  
RIN−  
ROUT  
EN  
EN  
H
L or Open  
L or Open  
H
L
L
H
L
H
H
H
X
L or Open Fail Safe Condition  
H
Z
Z
H
X
X
X
X
X
L or Open  
H = HIGH Logic Level  
L = LOW Logic Level  
X = Don’t Care  
Z = High Impedance  
Fail Safe = Open, Shorted, Terminated  
© 2002 Fairchild Semiconductor Corporation  
DS500784  
www.fairchildsemi.com  

与FIN1026相关器件

型号 品牌 获取价格 描述 数据表
FIN1026MTC ROCHESTER

获取价格

DUAL LINE RECEIVER, PDSO14, 4.40 MM, MO-153, TSSOP-14
FIN1026MTC FAIRCHILD

获取价格

3.3V LVDS 2-Bit High Speed Differential Receiver
FIN1026MTCX ROCHESTER

获取价格

DUAL LINE RECEIVER, PDSO14, 4.40 MM, MO-153, TSSOP-14
FIN1027 FAIRCHILD

获取价格

3.3V LVDS 2-Bit High Speed Differential Driver
FIN1027_09 FAIRCHILD

获取价格

3.3V LVDS, 2-Bit, High-Speed, Differential Driver
FIN1027AM FAIRCHILD

获取价格

3.3V LVDS 2-Bit High Speed Differential Driver
FIN1027AMX FAIRCHILD

获取价格

3.3V LVDS 2-Bit High Speed Differential Driver
FIN1027AMX ONSEMI

获取价格

3.3V LVDS 2 位高速差分驱动器(替换引脚输出)
FIN1027K8X FAIRCHILD

获取价格

3.3V LVDS 2-Bit High Speed Differential Driver
FIN1027K8X_NL FAIRCHILD

获取价格

Line Driver, 2 Func, 2 Driver, PDSO8, 3.10 MM, ROHS COMPLIANT, MO-187, US-8