5秒后页面跳转
DS90CR284 PDF预览

DS90CR284

更新时间: 2024-09-13 04:12:31
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
13页 277K
描述
28-Bit Channel Link-66 MHz

DS90CR284 数据手册

 浏览型号DS90CR284的Datasheet PDF文件第2页浏览型号DS90CR284的Datasheet PDF文件第3页浏览型号DS90CR284的Datasheet PDF文件第4页浏览型号DS90CR284的Datasheet PDF文件第5页浏览型号DS90CR284的Datasheet PDF文件第6页浏览型号DS90CR284的Datasheet PDF文件第7页 
July 2001  
DS90CR283/DS90CR284  
28-Bit Channel Link-66 MHz  
General Description  
The DS90CR283 transmitter converts 28 bits of CMOS/TTL  
data into four LVDS (Low Voltage Differential Signaling) data  
streams. A phase-locked transmit clock is transmitted in  
parallel with the data streams over a fifth LVDS link. Every  
cycle of the transmit clock 28 bits of input data are sampled  
and transmitted. The DS90CR284 receiver converts the  
LVDS data streams back into 28 bits of CMOS/TTL data. At  
a transmit clock frequency of 66 MHz, 28 bits of TTL data are  
transmitted at a rate of 462 Mbps per LVDS data channel.  
Using a 66 MHz clock, the data throughput is 1.848 Gbit/s  
(231 Mbytes/s).  
width, which provides a system cost savings, reduces con-  
nector physical size and cost, and reduces shielding require-  
ments due to the cables’ smaller form factor.  
The 28 CMOS/TTL inputs can support a variety of signal  
combinations. For example, 7 4-bit nibbles or 3 9-bit (byte +  
parity) and 1 control.  
Features  
n 66 MHz clock support  
n Up to 231 Mbytes/s bandwidth  
<
n Low power CMOS design ( 610 mW)  
<
n Power Down mode ( 0.5 mW total)  
The multiplexing of the data lines provides a substantial  
cable reduction. Long distance parallel single-ended buses  
typically require a ground wire per active signal (and have  
very limited noise rejection capability). Thus, for a 28-bit wide  
data bus and one clock, up to 58 conductors are required.  
With the Channel Link chipset as few as 11 conductors (4  
data pairs, 1 clock pair and a minimum of one ground) are  
needed. This provides a 80% reduction in required cable  
n Up to 1.848 Gbit/s data throughput  
n Narrow bus reduces cable size and cost  
n 290 mV swing LVDS devices for low EMI  
n PLL requires no external components  
n Low profile 56-lead TSSOP package  
n Rising edge data strobe  
n Compatible with TIA/EIA-644 LVDS Standard  
Block Diagrams  
DS90CR283  
DS90CR284  
DS012889-27  
DS012889-1  
Order Number DS90CR283MTD  
See NS Package Number MTD56  
Order Number DS90CR284MTD  
See NS Package Number MTD56  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2001 National Semiconductor Corporation  
DS012889  
www.national.com  

与DS90CR284相关器件

型号 品牌 获取价格 描述 数据表
DS90CR284MDC NSC

获取价格

暂无描述
DS90CR284MTD NSC

获取价格

28-Bit Channel Link-66 MHz
DS90CR284MTD ROCHESTER

获取价格

QUAD LINE RECEIVER, PDSO56, PLASTIC, TSSOP-56
DS90CR284MTDX ROCHESTER

获取价格

QUAD LINE RECEIVER, PDSO56, LOW PROFILE, PLASTIC, TSSOP-56
DS90CR284MTDX/NOPB TI

获取价格

QUAD LINE RECEIVER, PDSO56, LOW PROFILE, PLASTIC, TSSOP-56
DS90CR284MWC NSC

获取价格

IC QUAD LINE RECEIVER, UUC, WAFER, Line Driver or Receiver
DS90CR285 NSC

获取价格

+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz
DS90CR285 TI

获取价格

+3.3V 上升沿数据选通 LVDS 28 位 Channel Link 发送器 - 66
DS90CR285MTD NSC

获取价格

+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz
DS90CR285MTD TI

获取价格

DS90CR285/DS90CR286 3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz