5秒后页面跳转
DS90CR286AQMT PDF预览

DS90CR286AQMT

更新时间: 2024-09-14 06:54:43
品牌 Logo 应用领域
美国国家半导体 - NSC 接口集成电路光电二极管
页数 文件大小 规格书
14页 361K
描述
+3.3V Rising Edge Data Strobe LVDS Receiver 28-Bit Channel Link-66 MHz, +3.3V Rising Edge Strobe LVDS Receiver 21-Bit Channel Link-66 MHz

DS90CR286AQMT 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:TSSOP-56Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.42输入特性:DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型:LINE RECEIVER接口标准:EIA-644; TIA-644
JESD-30 代码:R-PDSO-G56JESD-609代码:e0
长度:14 mm湿度敏感等级:2
功能数量:4端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP56,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
最大接收延迟:接收器位数:4
筛选级别:AEC-Q100座面最大高度:1.2 mm
子类别:Line Driver or Receivers最大压摆率:105 mA
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:6.1 mmBase Number Matches:1

DS90CR286AQMT 数据手册

 浏览型号DS90CR286AQMT的Datasheet PDF文件第2页浏览型号DS90CR286AQMT的Datasheet PDF文件第3页浏览型号DS90CR286AQMT的Datasheet PDF文件第4页浏览型号DS90CR286AQMT的Datasheet PDF文件第5页浏览型号DS90CR286AQMT的Datasheet PDF文件第6页浏览型号DS90CR286AQMT的Datasheet PDF文件第7页 
May 5, 2009  
DS90CR286A/  
DS90CR286AQ/DS90CR216A  
+3.3V Rising Edge Data Strobe LVDS Receiver 28-Bit  
Channel Link—66 MHz, +3.3V Rising Edge Strobe LVDS  
Receiver 21-Bit Channel Link—66 MHz  
50% duty cycle on receiver output clock  
General Description  
Best–in–Class Set & Hold Times on RxOUTPUTs  
The DS90CR286A receiver converts the four LVDS data  
Rx power consumption <270 mW (typ) @66MHz Worst  
Case  
streams (Up to 1.848 Gbps throughput or 231 Megabytes/sec  
bandwidth) back into parallel 28 bits of CMOS/TTL data. Also  
available is the DS90CR216A that converts the three LVDS  
data streams (Up to 1.386 Gbps throughput or 173  
Megabytes/sec bandwidth) back into parallel 21 bits of  
CMOS/TTL data. Both Receivers' outputs are Rising edge  
strobe.  
Rx Power-down mode <200μW (max)  
ESD rating >7 kV (HBM), >700V (EIAJ)  
PLL requires no external components  
Compatible with TIA/EIA-644 LVDS standard  
Low profile 56-lead or 48-lead TSSOP package  
Operating Temperature: −40°C to +85°C  
Both devices are offered in TSSOP packages.  
The DS90CR286A / DS90CR216A devices are enhanced  
over prior generation receivers and provided a wider data  
valid time on the receiver output.  
Automotive Q grade available - AEC-Q100 grade 3  
qualified  
This chipset is an ideal means to solve EMI and cable size  
problems associated with wide, high speed TTL interfaces.  
Features  
20 to 66 MHz shift clock support  
Block Diagrams  
DS90CR286A  
DS90CR216A  
10087331  
Order Number DS90CR216AMTD  
See NS Package Number MTD48  
10087330  
Order Number DS90CR286AMTD, DS90CR286AQMT  
See NS Package Number MTD56  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2009 National Semiconductor Corporation  
100873  
www.national.com  

与DS90CR286AQMT相关器件

型号 品牌 获取价格 描述 数据表
DS90CR286AQMT/NOPB TI

获取价格

+3.3V 上升沿数据选通 LVDS 28 位汽车类 Channel Link 接收器 -
DS90CR286AQMTX/NOPB TI

获取价格

+3.3V Rising Edge Data Strobe LVDS Receiver 28-Bit Channel Link - 66 MHz 56-TSSOP -40 to 8
DS90CR286ASLC NSC

获取价格

IC QUAD LINE RECEIVER, PBGA64, 0.80 MM PITCH, FBGA-64, Line Driver or Receiver
DS90CR286ASLCX NSC

获取价格

IC QUAD LINE RECEIVER, PBGA64, 0.80 MM PITCH, FBGA-64, Line Driver or Receiver
DS90CR286ASLCX TI

获取价格

QUAD LINE RECEIVER, PBGA64, 0.80 MM PITCH, FBGA-64
DS90CR286ATDGGQ1 TI

获取价格

3.3V 上升沿数据选通信号 LVDS 接收器 28 位 Channel Link 66M
DS90CR286ATDGGRQ1 TI

获取价格

3.3V 上升沿数据选通信号 LVDS 接收器 28 位 Channel Link 66M
DS90CR286AT-Q1 TI

获取价格

3.3V 上升沿数据选通信号 LVDS 接收器 28 位 Channel Link 66M
DS90CR286MTD TI

获取价格

DS90CR285/DS90CR286 3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz
DS90CR286MTD NSC

获取价格

+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz